Home
last modified time | relevance | path

Searched refs:RK_PB0 (Results 1 – 25 of 104) sorted by relevance

12345

/src/sys/contrib/device-tree/src/arm64/rockchip/
H A Drk3588-rock-5t.dts45 shutdown-gpios = <&gpio1 RK_PB0 GPIO_ACTIVE_HIGH>;
78 reset-gpios = <&gpio4 RK_PB0 GPIO_ACTIVE_HIGH>;
111 rockchip,pins = <4 RK_PB0 RK_FUNC_GPIO &pcfg_pull_none>;
H A Drk3588-armsom-w3.dts145 gpio = <&gpio4 RK_PB0 GPIO_ACTIVE_HIGH>;
223 interrupts = <RK_PB0 IRQ_TYPE_LEVEL_LOW>;
315 reset-gpios = <&gpio3 RK_PB0 GPIO_ACTIVE_HIGH>;
335 rockchip,pins = <0 RK_PB0 RK_FUNC_GPIO &pcfg_pull_none>;
361 rockchip,pins = <3 RK_PB0 RK_FUNC_GPIO &pcfg_pull_none>;
377 rockchip,pins = <4 RK_PB0 RK_FUNC_GPIO &pcfg_pull_none>;
H A Drk3588-rock-5b.dts42 rockchip,pins = <4 RK_PB0 RK_FUNC_GPIO &pcfg_pull_none>;
49 gpio = <&gpio4 RK_PB0 GPIO_ACTIVE_HIGH>;
H A Drk3588-pinctrl.dtsi47 <2 RK_PB0 3 &pcfg_pull_up_drv_level_2>,
103 <2 RK_PB0 1 &pcfg_pull_none>,
256 <2 RK_PB0 9 &pcfg_pull_none_smt>,
357 <2 RK_PB0 2 &pcfg_pull_none>,
463 <2 RK_PB0 10 &pcfg_pull_none>;
H A Drk3588-extra-pinctrl.dtsi47 <2 RK_PB0 3 &pcfg_pull_up_drv_level_2>,
103 <2 RK_PB0 1 &pcfg_pull_none>,
257 <2 RK_PB0 9 &pcfg_pull_none_smt>,
358 <2 RK_PB0 2 &pcfg_pull_none>,
464 <2 RK_PB0 10 &pcfg_pull_none>;
H A Drk3588-edgeble-neu6a-io.dtsi123 interrupts = <RK_PB0 IRQ_TYPE_LEVEL_LOW>;
165 reset-gpios = <&gpio4 RK_PB0 GPIO_ACTIVE_HIGH>; /* PCIE30X2_PERSTn_M1_L */
200 rockchip,pins = <4 RK_PB0 RK_FUNC_GPIO &pcfg_pull_none>;
218 rockchip,pins = <0 RK_PB0 RK_FUNC_GPIO &pcfg_pull_none>;
H A Drk3588-orangepi-5-plus.dts57 gpio = <&gpio4 RK_PB0 GPIO_ACTIVE_HIGH>;
173 interrupts = <RK_PB0 IRQ_TYPE_LEVEL_LOW>;
272 rockchip,pins = <0 RK_PB0 RK_FUNC_GPIO &pcfg_pull_none>;
306 rockchip,pins = <4 RK_PB0 RK_FUNC_GPIO &pcfg_pull_none>;
H A Drk3568-pinctrl.dtsi27 <1 RK_PB0 5 &pcfg_pull_none>,
146 <3 RK_PB0 2 &pcfg_pull_none>,
180 <4 RK_PB0 1 &pcfg_pull_none>;
311 <0 RK_PB0 1 &pcfg_pull_none>;
318 <0 RK_PB0 2 &pcfg_pull_none>;
345 <4 RK_PB0 2 &pcfg_pull_none>,
487 <3 RK_PB0 3 &pcfg_pull_none>;
619 <2 RK_PB0 2 &pcfg_pull_none_drv_level_1>;
733 <4 RK_PB0 3 &pcfg_pull_none>,
976 <1 RK_PB0 2 &pcfg_pull_none>;
[all …]
H A Drk3328-roc-pc.dts39 reset-gpios = <&gpio3 RK_PB0 GPIO_ACTIVE_LOW>;
66 rockchip,pins = <3 RK_PB0 RK_FUNC_GPIO &pcfg_pull_none>;
H A Drk3568-fastrhino-r68s.dts69 reset-gpios = <&gpio1 RK_PB0 GPIO_ACTIVE_LOW>;
88 rockchip,pins = <1 RK_PB0 RK_FUNC_GPIO &pcfg_pull_up>;
H A Drk3588-rock-5b-plus.dts79 reset-gpios = <&gpio4 RK_PB0 GPIO_ACTIVE_HIGH>;
97 rockchip,pins = <4 RK_PB0 RK_FUNC_GPIO &pcfg_pull_none>;
H A Drk3576-pinctrl.dtsi26 <0 RK_PB0 3 &pcfg_pull_none>;
375 <3 RK_PB0 5 &pcfg_pull_none>;
609 <1 RK_PB0 1 &pcfg_pull_up_drv_level_2>;
696 <3 RK_PB0 3 &pcfg_pull_none>;
739 <2 RK_PB0 3 &pcfg_pull_none>;
1224 <3 RK_PB0 6 &pcfg_pull_none>;
1289 <4 RK_PB0 4 &pcfg_pull_none>;
1491 <1 RK_PB0 2 &pcfg_pull_none>;
1562 <1 RK_PB0 6 &pcfg_pull_none>;
1640 <0 RK_PB0 11 &pcfg_pull_none_smt>,
[all …]
H A Drk3562-pinctrl.dtsi112 <0 RK_PB0 1 &pcfg_pull_none>;
121 <0 RK_PB0 2 &pcfg_pull_none>;
191 <1 RK_PB0 1 &pcfg_pull_up_drv_level_2>;
238 <1 RK_PB0 2 &pcfg_pull_none>;
401 <3 RK_PB0 2 &pcfg_pull_none>;
443 <3 RK_PB0 1 &pcfg_pull_none>;
812 <3 RK_PB0 4 &pcfg_pull_none>,
821 <0 RK_PB0 3 &pcfg_pull_none>;
851 <3 RK_PB0 3 &pcfg_pull_none>;
893 <4 RK_PB0 4 &pcfg_pull_none>;
[all …]
H A Dpx30-ringneck.dtsi39 gpios = <&gpio1 RK_PB0 GPIO_ACTIVE_HIGH>;
353 reset-gpios = <&gpio3 RK_PB0 GPIO_ACTIVE_LOW>;
366 rockchip,pins = <3 RK_PB0 RK_FUNC_GPIO &pcfg_pull_none>;
372 rockchip,pins = <1 RK_PB0 RK_FUNC_GPIO &pcfg_pull_none>;
H A Drk3528-pinctrl.dtsi486 <4 RK_PB0 1 &pcfg_pull_none>;
539 <3 RK_PB0 5 &pcfg_pull_none>,
822 <3 RK_PB0 2 &pcfg_pull_none_drv_level_2>;
919 <3 RK_PB0 1 &pcfg_pull_up_drv_level_2>,
1197 <1 RK_PB0 1 &pcfg_pull_up>,
1221 <4 RK_PB0 2 &pcfg_pull_up>,
1366 <3 RK_PB0 4 &pcfg_pull_none>;
1388 <1 RK_PB0 4 &pcfg_pull_none>;
H A Drk3588s-pinctrl.dtsi34 <4 RK_PB0 2 &pcfg_pull_none>,
142 <4 RK_PB0 1 &pcfg_pull_none>,
254 <4 RK_PB0 7 &pcfg_pull_none>,
458 <3 RK_PB0 1 &pcfg_pull_none>,
754 <1 RK_PB0 7 &pcfg_pull_none>;
827 <0 RK_PB0 2 &pcfg_pull_none_smt>,
1037 <4 RK_PB0 9 &pcfg_pull_none_smt>;
1243 <4 RK_PB0 3 &pcfg_pull_none>;
1579 <3 RK_PB0 4 &pcfg_pull_none>;
1740 <4 RK_PB0 4 &pcfg_pull_none>,
[all …]
H A Drk3588-base-pinctrl.dtsi34 <4 RK_PB0 2 &pcfg_pull_none>,
142 <4 RK_PB0 1 &pcfg_pull_none>,
254 <4 RK_PB0 7 &pcfg_pull_none>,
458 <3 RK_PB0 1 &pcfg_pull_none>,
754 <1 RK_PB0 7 &pcfg_pull_none>;
827 <0 RK_PB0 2 &pcfg_pull_none_smt>,
1037 <4 RK_PB0 9 &pcfg_pull_none_smt>;
1243 <4 RK_PB0 3 &pcfg_pull_none>;
1579 <3 RK_PB0 4 &pcfg_pull_none>;
1850 <4 RK_PB0 4 &pcfg_pull_none>;
[all …]
H A Drk3588-armsom-sige7.dts104 gpio = <&gpio4 RK_PB0 GPIO_ACTIVE_HIGH>;
250 interrupts = <RK_PB0 IRQ_TYPE_LEVEL_LOW>;
331 reset-gpios = <&gpio3 RK_PB0 GPIO_ACTIVE_HIGH>;
352 rockchip,pins = <0 RK_PB0 RK_FUNC_GPIO &pcfg_pull_none>;
373 rockchip,pins = <4 RK_PB0 RK_FUNC_GPIO &pcfg_pull_none>;
H A Drk3576-armsom-sige5-v1.2-wifibt.dtso26 interrupts = <RK_PB0 IRQ_TYPE_LEVEL_HIGH>;
H A Drk3588-firefly-itx-3588j.dts92 enable-gpios = <&gpio4 RK_PB0 GPIO_ACTIVE_HIGH>;
431 interrupts = <RK_PB0 IRQ_TYPE_LEVEL_LOW>;
492 rockchip,pins = <0 RK_PB0 RK_FUNC_GPIO &pcfg_pull_up>;
525 rockchip,pins = <4 RK_PB0 RK_FUNC_GPIO &pcfg_pull_none>;
/src/sys/contrib/device-tree/src/arm/rockchip/
H A Drk3288-firefly-reload-core.dtsi61 snps,reset-gpio = <&gpio4 RK_PB0 GPIO_ACTIVE_LOW>;
241 rockchip,pins = <0 RK_PB0 RK_FUNC_GPIO &pcfg_pull_up>;
245 rockchip,pins = <4 RK_PB0 RK_FUNC_GPIO &pcfg_output_high>;
H A Drk3288-veyron-chromebook.dtsi25 gpios = <&gpio0 RK_PB0 GPIO_ACTIVE_HIGH>;
147 rockchip,pins = <0 RK_PB0 RK_FUNC_GPIO &pcfg_pull_up>;
H A Drk3288-miqi.dts120 snps,reset-gpio = <&gpio4 RK_PB0 GPIO_ACTIVE_LOW>;
333 rockchip,pins = <0 RK_PB0 RK_FUNC_GPIO &pcfg_pull_up>;
337 rockchip,pins = <4 RK_PB0 RK_FUNC_GPIO &pcfg_output_high>;
H A Drk3288-veyron-fievel.dts98 snps,reset-gpio = <&gpio4 RK_PB0 0>;
467 rockchip,pins = <4 RK_PB0 RK_FUNC_GPIO &pcfg_output_high>;
475 rockchip,pins = <0 RK_PB0 RK_FUNC_GPIO &pcfg_pull_up>;
/src/sys/contrib/device-tree/include/dt-bindings/pinctrl/
H A Drockchip.h20 #define RK_PB0 8 macro

12345