Home
last modified time | relevance | path

Searched refs:REG_LSR (Results 1 – 4 of 4) sorted by relevance

/src/sys/dev/uart/
H A Duart_dev_ns8250.c96 u_int stat = UART_NS8250_EARLY_PORT + REG_LSR; in uart_ns8250_early_putc()
131 stat = (T *)(socdev_va + (REG_LSR << UART_NS8250_EARLY_REG_SHIFT)); in uart_ns8250_early_putc()
158 lsr = uart_getreg(bas, REG_LSR); in ns8250_clrint()
238 while ((uart_getreg(bas, REG_LSR) & LSR_TEMT) == 0 && --limit) in ns8250_drain()
260 while (limit && (uart_getreg(bas, REG_LSR) & LSR_RXRDY) && --limit) { in ns8250_drain()
264 } while ((uart_getreg(bas, REG_LSR) & LSR_RXRDY) && --limit); in ns8250_drain()
303 lsr = uart_getreg(bas, REG_LSR); in ns8250_flush()
464 while ((uart_getreg(bas, REG_LSR) & LSR_THRE) == 0 && --limit) in ns8250_putc()
475 return ((uart_getreg(bas, REG_LSR) & LSR_RXRDY) != 0 ? 1 : 0); in ns8250_rxready()
485 while ((uart_getreg(bas, REG_LSR) & LSR_RXRDY) == 0) { in ns8250_getc()
[all …]
/src/usr.sbin/bhyve/
H A Duart_emul.c311 case REG_LSR: in uart_ns16550_write()
384 case REG_LSR: in uart_ns16550_read()
/src/sys/dev/ic/
H A Dns16550.h112 #define REG_LSR com_lsr macro
/src/sys/arm/nvidia/
H A Dtegra_uart.c103 while ((uart_getreg(bas, REG_LSR) & LSR_TEMT) == 0) in tegra_uart_grab()