Searched refs:MaskLo (Results 1 – 6 of 6) sorted by relevance
| /src/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | LegalizeVectorTypes.cpp | 1366 SDValue MaskLo, MaskHi; in SplitMask() local 1369 GetSplitVector(Mask, MaskLo, MaskHi); in SplitMask() 1371 std::tie(MaskLo, MaskHi) = DAG.SplitVector(Mask, DL); in SplitMask() 1372 return std::make_pair(MaskLo, MaskHi); in SplitMask() 1393 SDValue MaskLo, MaskHi; in SplitVecRes_BinOp() local 1394 std::tie(MaskLo, MaskHi) = SplitMask(N->getOperand(2)); in SplitVecRes_BinOp() 1401 {LHSLo, RHSLo, MaskLo, EVLLo}, Flags); in SplitVecRes_BinOp() 1427 SDValue MaskLo, MaskHi; in SplitVecRes_TernaryOp() local 1428 std::tie(MaskLo, MaskHi) = SplitMask(N->getOperand(3)); in SplitVecRes_TernaryOp() 1435 {Op0Lo, Op1Lo, Op2Lo, MaskLo, EVLLo}, Flags); in SplitVecRes_TernaryOp() [all …]
|
| H A D | LegalizeIntegerTypes.cpp | 1666 SDValue MaskLo, MaskHi, EVLLo, EVLHi; in PromoteIntRes_TRUNCATE() local 1667 std::tie(MaskLo, MaskHi) = SplitMask(N->getOperand(1)); in PromoteIntRes_TRUNCATE() 1670 EOp1 = DAG.getNode(ISD::VP_TRUNCATE, dl, HalfNVT, EOp1, MaskLo, EVLLo); in PromoteIntRes_TRUNCATE()
|
| H A D | TargetLowering.cpp | 2405 APInt MaskLo = DemandedBits.getLoBits(HalfBitWidth).trunc(HalfBitWidth); in SimplifyDemandedBits() local 2410 if (SimplifyDemandedBits(Op.getOperand(0), MaskLo, KnownLo, TLO, Depth + 1)) in SimplifyDemandedBits()
|
| /src/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUInstructionSelector.cpp | 2975 Register MaskLo = MRI->createVirtualRegister(&RegRC); in selectG_PTRMASK() local 2978 BuildMI(*BB, &I, DL, TII.get(AMDGPU::COPY), MaskLo) in selectG_PTRMASK() 2982 .addReg(MaskLo); in selectG_PTRMASK()
|
| /src/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 6197 auto [MaskLo, MaskHi] = DAG.SplitVector(Op.getOperand(2), DL); in SplitVectorReductionOp() 6203 {Op.getOperand(0), Lo, MaskLo, EVLLo}, Op->getFlags()); in SplitVectorReductionOp()
|
| /src/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 23613 static const int MaskLo[] = {0, 0, 2, 2}; in LowerVSETCC() local 23614 SDValue Result = DAG.getVectorShuffle(MVT::v4i32, dl, GT, GT, MaskLo); in LowerVSETCC() 23639 static const int MaskLo[] = { 0, 0, 2, 2 }; in LowerVSETCC() local 23641 SDValue GTLo = DAG.getVectorShuffle(MVT::v4i32, dl, GT, GT, MaskLo); in LowerVSETCC()
|