| /src/sys/contrib/device-tree/src/arm/marvell/ |
| H A D | armada-xp-mv78460.dtsi | 92 0x82000000 0x1 0 MBUS_ID(0x04, 0xe8) 0 1 0 /* Port 0.0 MEM */ 94 0x82000000 0x2 0 MBUS_ID(0x04, 0xd8) 0 1 0 /* Port 0.1 MEM */ 96 0x82000000 0x3 0 MBUS_ID(0x04, 0xb8) 0 1 0 /* Port 0.2 MEM */ 98 0x82000000 0x4 0 MBUS_ID(0x04, 0x78) 0 1 0 /* Port 0.3 MEM */ 101 0x82000000 0x5 0 MBUS_ID(0x08, 0xe8) 0 1 0 /* Port 1.0 MEM */ 103 0x82000000 0x6 0 MBUS_ID(0x08, 0xd8) 0 1 0 /* Port 1.1 MEM */ 105 0x82000000 0x7 0 MBUS_ID(0x08, 0xb8) 0 1 0 /* Port 1.2 MEM */ 107 0x82000000 0x8 0 MBUS_ID(0x08, 0x78) 0 1 0 /* Port 1.3 MEM */ 110 0x82000000 0x9 0 MBUS_ID(0x04, 0xf8) 0 1 0 /* Port 2.0 MEM */ 113 0x82000000 0xa 0 MBUS_ID(0x08, 0xf8) 0 1 0 /* Port 3.0 MEM */
|
| H A D | armada-xp-mv78260.dtsi | 74 0x82000000 0x1 0 MBUS_ID(0x04, 0xe8) 0 1 0 /* Port 0.0 MEM */ 76 0x82000000 0x2 0 MBUS_ID(0x04, 0xd8) 0 1 0 /* Port 0.1 MEM */ 78 0x82000000 0x3 0 MBUS_ID(0x04, 0xb8) 0 1 0 /* Port 0.2 MEM */ 80 0x82000000 0x4 0 MBUS_ID(0x04, 0x78) 0 1 0 /* Port 0.3 MEM */ 83 0x82000000 0x5 0 MBUS_ID(0x08, 0xe8) 0 1 0 /* Port 1.0 MEM */ 85 0x82000000 0x6 0 MBUS_ID(0x08, 0xd8) 0 1 0 /* Port 1.1 MEM */ 87 0x82000000 0x7 0 MBUS_ID(0x08, 0xb8) 0 1 0 /* Port 1.2 MEM */ 89 0x82000000 0x8 0 MBUS_ID(0x08, 0x78) 0 1 0 /* Port 1.3 MEM */ 92 0x82000000 0x9 0 MBUS_ID(0x04, 0xf8) 0 1 0 /* Port 2.0 MEM */
|
| H A D | armada-xp-mv78230.dtsi | 69 0x82000000 0x1 0 MBUS_ID(0x04, 0xe8) 0 1 0 /* Port 0.0 MEM */ 71 0x82000000 0x2 0 MBUS_ID(0x04, 0xd8) 0 1 0 /* Port 0.1 MEM */ 73 0x82000000 0x3 0 MBUS_ID(0x04, 0xb8) 0 1 0 /* Port 0.2 MEM */ 75 0x82000000 0x4 0 MBUS_ID(0x04, 0x78) 0 1 0 /* Port 0.3 MEM */ 77 0x82000000 0x5 0 MBUS_ID(0x08, 0xe8) 0 1 0 /* Port 1.0 MEM */
|
| H A D | armada-385.dtsi | 52 0x82000000 0x1 0 MBUS_ID(0x08, 0xe8) 0 1 0 /* Port 0 MEM */ 54 0x82000000 0x2 0 MBUS_ID(0x04, 0xe8) 0 1 0 /* Port 1 MEM */ 56 0x82000000 0x3 0 MBUS_ID(0x04, 0xd8) 0 1 0 /* Port 2 MEM */ 58 0x82000000 0x4 0 MBUS_ID(0x04, 0xb8) 0 1 0 /* Port 3 MEM */
|
| H A D | armada-380.dtsi | 53 0x82000000 0x1 0 MBUS_ID(0x08, 0xe8) 0 1 0 /* Port 0 MEM */ 55 0x82000000 0x2 0 MBUS_ID(0x04, 0xe8) 0 1 0 /* Port 1 MEM */ 57 0x82000000 0x3 0 MBUS_ID(0x04, 0xd8) 0 1 0 /* Port 2 MEM */
|
| H A D | kirkwood-6282.dtsi | 18 0x82000000 0x1 0 MBUS_ID(0x04, 0xe8) 0 1 0 /* Port 0.0 MEM */ 20 0x82000000 0x2 0 MBUS_ID(0x04, 0xd8) 0 1 0 /* Port 1.0 MEM */
|
| H A D | kirkwood-98dx4122.dtsi | 16 0x82000000 0x1 0 MBUS_ID(0x04, 0xe8) 0 1 0 /* Port 0.0 MEM */
|
| H A D | armada-39x.dtsi | 420 0x82000000 0x1 0 MBUS_ID(0x08, 0xe8) 0 1 0 /* Port 0 MEM */ 422 0x82000000 0x2 0 MBUS_ID(0x04, 0xe8) 0 1 0 /* Port 1 MEM */ 424 0x82000000 0x3 0 MBUS_ID(0x04, 0xd8) 0 1 0 /* Port 2 MEM */ 426 0x82000000 0x4 0 MBUS_ID(0x04, 0xb8) 0 1 0 /* Port 3 MEM */
|
| H A D | kirkwood-6192.dtsi | 16 0x82000000 0x1 0 MBUS_ID(0x04, 0xe8) 0 1 0 /* Port 0.0 MEM */
|
| H A D | kirkwood-6281.dtsi | 16 0x82000000 0x1 0 MBUS_ID(0x04, 0xe8) 0 1 0 /* Port 0.0 MEM */
|
| H A D | armada-370.dtsi | 52 0x82000000 0x1 0 MBUS_ID(0x04, 0xe8) 0 1 0 /* Port 0.0 MEM */ 54 0x82000000 0x2 0 MBUS_ID(0x08, 0xe8) 0 1 0 /* Port 1.0 MEM */
|
| /src/sys/contrib/device-tree/Bindings/sound/ |
| H A D | renesas,rsnd.txt | 39 Playback: [MEM] -> [SRC2] -> [DVC0] -> [SSIU0/SSI0] -> [codec] 40 Capture: [MEM] <- [DVC1] <- [SRC3] <- [SSIU1/SSI1] <- [codec] 148 [MEM] -> [SRC1] -> [CTU02] -+-> [MIX0] -> [DVC0] -> [SSI0] 150 [MEM] -> [SRC2] -> [CTU03] -+ 200 [MEM] -> [SSIU 30] -+-> [SSIU 3] --> [Codec] 202 [MEM] -> [SSIU 31] -+ 204 [MEM] -> [SSIU 32] -+ 206 [MEM] -> [SSIU 33] -+
|
| /src/sys/contrib/device-tree/Bindings/pci/ |
| H A D | mvebu-pci.txt | 113 0x82000000 0x1 0 MBUS_ID(0x04, 0xe8) 0 1 0 /* Port 0.0 MEM */ 115 0x82000000 0x2 0 MBUS_ID(0x04, 0xd8) 0 1 0 /* Port 0.1 MEM */ 117 0x82000000 0x3 0 MBUS_ID(0x04, 0xb8) 0 1 0 /* Port 0.2 MEM */ 119 0x82000000 0x4 0 MBUS_ID(0x04, 0x78) 0 1 0 /* Port 0.3 MEM */ 122 0x82000000 0x5 0 MBUS_ID(0x08, 0xe8) 0 1 0 /* Port 1.0 MEM */ 124 0x82000000 0x6 0 MBUS_ID(0x08, 0xd8) 0 1 0 /* Port 1.1 MEM */ 126 0x82000000 0x7 0 MBUS_ID(0x08, 0xb8) 0 1 0 /* Port 1.2 MEM */ 128 0x82000000 0x8 0 MBUS_ID(0x08, 0x78) 0 1 0 /* Port 1.3 MEM */ 131 0x82000000 0x9 0 MBUS_ID(0x04, 0xf8) 0 1 0 /* Port 2.0 MEM */ 134 0x82000000 0xa 0 MBUS_ID(0x08, 0xf8) 0 1 0 /* Port 3.0 MEM */
|
| H A D | aardvark-pci.txt | 47 ranges = <0x82000000 0 0xe8000000 0 0xe8000000 0 0x1000000 /* Port 0 MEM */
|
| /src/crypto/openssl/include/internal/ |
| H A D | cryptlib.h | 32 typedef struct mem_st MEM; typedef 33 DEFINE_LHASH_OF_EX(MEM);
|
| /src/sys/contrib/device-tree/src/powerpc/ |
| H A D | turris1x.dts | 479 * P2020 PCIe Root Port does not use PCIe MEM and xHCI controller 480 * uses 64kB + 8kB of PCIe MEM. No PCIe IO is used or required. 481 * So allocate 128kB of PCIe MEM for this PCIe bus. 484 ranges = <0x02000000 0x0 0xc0000000 0 0xc0000000 0x0 0x00020000>, /* MEM */ 495 ranges = <0x02000000 0x0 0xa0000000 0 0xa0000000 0x0 0x20000000>, /* MEM */ 511 ranges = <0x02000000 0x0 0x80000000 0 0x80000000 0x0 0x20000000>, /* MEM */
|
| /src/tools/kerneldoc/subsys/ |
| H A D | Doxyfile-dev_mem | 6 PROJECT_NAME = "FreeBSD kernel MEM device code"
|
| /src/sys/contrib/zlib/ |
| H A D | inflate.h | 51 MEM, /* got an inflate() memory error -- remain here until reset */ enumerator
|
| /src/sys/dev/hptiop/ |
| H A D | hptiop.h | 50 #define offsetof(TYPE, MEM) ((size_t)&((TYPE*)0)->MEM) argument
|
| /src/sys/contrib/device-tree/Bindings/mfd/ |
| H A D | da9052-i2c.txt | 21 buck3 : regulator BUCK MEM
|
| /src/sys/contrib/device-tree/src/powerpc/fsl/ |
| H A D | mpc8572ds_camp_core1.dts | 80 18 16 10 42 45 58 /* MEM L2 mdio serial crypto */
|
| /src/sys/contrib/device-tree/src/mips/loongson/ |
| H A D | loongson64v_4core_virtio.dts | 59 0 0x40000000 0 0x40000000 0 0x40000000>; /* PCI MEM */
|
| /src/sys/contrib/device-tree/Bindings/net/ |
| H A D | imx-dwmac.txt | 16 Should be "mem" for EQOS MEM clock.
|
| /src/sys/contrib/device-tree/src/arm64/cavium/ |
| H A D | thunder2-99xx.dtsi | 110 * MEM 0x4000_0000 - 0x6000_0000
|
| /src/sys/contrib/device-tree/Bindings/soc/fsl/ |
| H A D | rcpm.txt | 58 mechanism for keeping certain blocks awake during STANDBY and MEM, in
|