| /src/sys/dev/mdio/ |
| H A D | mdio_if.m | 29 * @brief Read register from device on MDIO bus.
31 * @param dev MDIO bus device.
42 * @brief Read register from device on MDIO muxed bus.
44 * @param dev MDIO bus device.
45 * @param bus MDIO bus mux position
57 * @brief Write register to device on MDIO bus.
59 * @param dev MDIO bus device.
72 * @brief Write register to device on MDIO muxed bus.
74 * @param dev MDIO bus device.
75 * @param bus MDIO bus mux position
[all …]
|
| /src/sys/contrib/device-tree/src/powerpc/ |
| H A D | kmeter1.dts | 148 0 1 3 0 2 0 /* MDIO */
174 0 1 3 0 2 0 /* MDIO */
200 0 1 3 0 2 0 /* MDIO */
220 0 1 3 0 2 0 /* MDIO */
238 0 1 3 0 2 0 /* MDIO */
256 0 1 3 0 2 0 /* MDIO */
274 0 1 3 0 2 0 /* MDIO */
314 /* ESTAR-1 (UCC1, MDIO 0x10, RGMII) */
330 /* ESTAR-2 (UCC2, MDIO 0x11, RGMII) */
346 /* Piggy2 (UCC4, MDIO 0x00, RMII) */
[all …]
|
| /src/sys/contrib/device-tree/Bindings/net/ |
| H A D | marvell-orion-mdio.txt | 1 * Marvell MDIO Ethernet Controller interface
5 identical unit that provides an interface with the MDIO bus.
12 - reg: address and length of the MDIO registers. When an interrupt is
19 - clocks: phandle for up to four required clocks for the MDIO instance
21 The child nodes of the MDIO driver are the individual PHY devices
22 connected to this MDIO bus. They must have a "reg" property given the
23 PHY address on the MDIO bus.
|
| H A D | cavium-mdio.txt | 1 * System Management Interface (SMI) / MDIO
11 - reg: The base address of the MDIO bus controller register bank.
15 - #size-cells: Must be <0>. MDIO addresses have no size component.
17 Typically an MDIO bus might have several children.
33 * System Management Interface (SMI) / MDIO Nexus
48 - ranges: As needed for mapping of the MDIO bus device registers.
50 - assigned-addresses: As needed for mapping of the MDIO bus device registers.
|
| H A D | brcm,unimac-mdio.txt | 1 * Broadcom UniMAC MDIO bus controller
9 larger than 16-bits MDIO transactions
16 Ethernet switch this MDIO block is integrated from, or must be two, if there
22 - clocks: A reference to the clock supplying the MDIO bus controller
23 - clock-frequency: the MDIO bus clock that must be output by the MDIO bus
26 Child nodes of this MDIO bus controller node are standard Ethernet PHY device
|
| H A D | hisilicon-hns-mdio.txt | 1 Hisilicon MDIO bus controller
10 - reg: The base address of the MDIO bus controller register bank.
12 - #size-cells: Must be <0>. MDIO addresses have no size component.
14 Typically an MDIO bus might have several children.
|
| H A D | brcm,mdio-mux-iproc.txt | 1 Properties for an MDIO bus multiplexer found in Broadcom iProc based SoCs.
3 This MDIO bus multiplexer defines buses that could be internal as well as
4 external to SoCs and could accept MDIO transaction compatible to C-22 or
6 properties as well to generate desired MDIO transaction on appropriate bus.
10 MDIO multiplexer node:
|
| H A D | mscc-miim.txt | 1 Microsemi MII Management Controller (MIIM) / MDIO
6 - reg: The base address of the MDIO bus controller register bank. Optionally, a
10 - #size-cells: Must be <0>. MDIO addresses have no size component.
13 Typically an MDIO bus might have several children.
|
| H A D | fsl-fman.txt | 10 - FMan MDIO Node
243 FMan MDIO Node
247 The MDIO is a bus to which the PHY devices are connected.
255 Must include "fsl,fman-mdio" for 1 Gb/s MDIO from FMan v2.
256 Must include "fsl,fman-xmdio" for 10 Gb/s MDIO from FMan v2.
257 Must include "fsl,fman-memac-mdio" for 1/10 Gb/s MDIO from
285 Usage: required for external MDIO
287 Definition: Event interrupt of external MDIO controller.
290 Usage: required for internal MDIO
292 Definition: Fman has internal MDIO for internal PCS(Physical
[all …]
|
| H A D | mdio-mux-multiplexer.txt | 1 Properties for an MDIO bus multiplexer consumer device
3 This is a special case of MDIO mux when MDIO mux is defined as a consumer
7 Required properties in addition to the MDIO Bus multiplexer properties:
11 - mdio-parent-bus : phandle to the parent MDIO bus.
|
| H A D | mdio-gpio.txt | 1 MDIO on GPIOs
7 MDC and MDIO lines connected to GPIO controllers are listed in the
10 MDC, MDIO.
|
| H A D | brcm,iproc-mdio.txt | 1 * Broadcom iProc MDIO bus controller
5 - reg: address and length of the register set for the MDIO interface
9 Child nodes of this MDIO bus controller node are standard Ethernet PHY device
|
| H A D | mdio-mux.txt | 1 Common MDIO bus multiplexer/switch properties.
3 An MDIO bus multiplexer/switch will have several child busses that are
4 numbered uniquely in a device dependent manner. The nodes for an MDIO
12 - mdio-parent-bus : phandle to the parent MDIO bus.
24 /* The parent MDIO bus. */
|
| H A D | apm-xgene-mdio.txt | 1 APM X-Gene SoC MDIO node
3 MDIO node is defined to describe on-chip MDIO controller.
|
| H A D | mdio-mux-mmioreg.txt | 1 Properties for an MDIO bus multiplexer controlled by a memory-mapped device
3 This is a special case of a MDIO bus multiplexer. A memory-mapped device,
24 For the "EMI2" MDIO bus, register 9 (BRDCFG1) controls the mux on that bus.
68 /* The parent MDIO bus. */
|
| H A D | nixge.txt | 11 "ctrl": MDIO and PHY control and status region
19 - mdio subnode to indicate presence of MDIO controller
49 Examples (10G generic PHY, no MDIO):
65 Examples (1G generic fixed-link + MDIO):
|
| H A D | mdio-mux-meson-g12a.txt | 1 Properties for the MDIO bus multiplexer/glue of Amlogic G12a SoC family.
3 This is a special case of a MDIO bus multiplexer. It allows to choose between
5 MDIO bus.
|
| H A D | fsl-tsec-phy.txt | 1 * MDIO IO device
5 * TBI Internal MDIO bus
|
| H A D | fsl-enetc.txt | 14 1. The ENETC external port is connected to a MDIO configurable phy
16 1.1. Using the local ENETC Port MDIO interface
26 - phy-handle : Phandle to a PHY on the MDIO bus.
52 1.2. Using the central MDIO PCIe endpoint device
|
| H A D | brcm,bcmgenet.txt | 29 when operating in a RGMII to RGMII type of connection, or when the MDIO bus is
39 MDIO bus node required properties:
46 - #address-cells: address cell for MDIO bus addressing, should be 1
47 - #size-cells: size of the cells for MDIO bus addressing, should be 0
101 External MDIO-connected Gigabit PHY/switch:
|
| H A D | mdio-mux-gpio.txt | 1 Properties for an MDIO bus multiplexer/switch controlled by GPIO pins.
3 This is a special case of a MDIO bus multiplexer. One or more GPIO
14 /* The parent MDIO bus. */
|
| /src/sys/contrib/device-tree/Bindings/phy/ |
| H A D | brcm,mdio-mux-bus-pci.txt | 4 - reg: MDIO Bus number for the MDIO interface
10 - reg: MDIO Phy ID for the MDIO interface
|
| /src/sys/contrib/device-tree/Bindings/net/dsa/ |
| H A D | realtek-smi.txt | 5 bit-banged GPIO that while it reuses the MDIO lines MCK and MDIO does
6 not use the MDIO protocol. This binding defines how to specify the
24 - mdio-gpios: GPIO line for the MDIO data line.
51 This defines the internal MDIO bus of the SMI device, mostly for the
59 See net/mdio.txt for additional MDIO bus properties.
70 /* 22 = MDIO (has input reads), 21 = MDC (clock, output only) */
|
| H A D | marvell.txt | 10 Marvell Switches are MDIO devices. The following properties should be
17 which is at a different MDIO base address in different switch families.
44 - mdio : Container of PHY and devices on the switches MDIO
46 - mdio? : Container of PHYs and devices on the external MDIO
|
| H A D | lantiq-gswip.txt | 13 : memory range of the GSWIP MDIO registers
20 Required properties for MDIO bus:
21 - compatible : "lantiq,xrx200-mdio" for the MDIO bus inside the GSWIP
|