Home
last modified time | relevance | path

Searched refs:MCB (Results 1 – 18 of 18) sorted by relevance

/src/contrib/llvm-project/llvm/lib/Target/Hexagon/MCTargetDesc/
H A DHexagonMCShuffler.cpp33 void HexagonMCShuffler::init(MCInst &MCB) { in init() argument
34 if (HexagonMCInstrInfo::isBundle(MCB)) { in init()
37 for (const auto &I : HexagonMCInstrInfo::bundleInstructions(MCB)) { in init()
51 Loc = MCB.getLoc(); in init()
52 BundleFlags = MCB.getOperand(0).getImm(); in init()
55 void HexagonMCShuffler::init(MCInst &MCB, MCInst const &AddMI, in init() argument
57 if (HexagonMCInstrInfo::isBundle(MCB)) { in init()
62 for (auto const &I : HexagonMCInstrInfo::bundleInstructions(MCB)) { in init()
75 Loc = MCB.getLoc(); in init()
76 BundleFlags = MCB.getOperand(0).getImm(); in init()
[all …]
H A DHexagonMCShuffler.h33 MCInst &MCB) in HexagonMCShuffler() argument
35 init(MCB); in HexagonMCShuffler()
40 MCInst &MCB, MCInst const &AddMI, bool InsertAtFront) in HexagonMCShuffler() argument
42 init(MCB, AddMI, InsertAtFront); in HexagonMCShuffler()
46 void copyTo(MCInst &MCB);
49 bool reshuffleTo(MCInst &MCB);
52 void init(MCInst &MCB);
53 void init(MCInst &MCB, MCInst const &AddMI, bool InsertAtFront);
60 MCInst &MCB);
62 MCSubtargetInfo const &STI, MCInst &MCB,
[all …]
H A DHexagonMCChecker.cpp45 if (HexagonMCInstrInfo::isInnerLoop(MCB)) { in init()
49 if (HexagonMCInstrInfo::isOuterLoop(MCB)) { in init()
54 if (HexagonMCInstrInfo::isBundle(MCB)) in init()
56 for (auto const &I : HexagonMCInstrInfo::bundleInstructions(MCB)) { in init()
65 init(MCB); in init()
200 : Context(Context), MCB(mcb), RI(ri), MCII(MCII), STI(STI), in HexagonMCChecker()
208 : Context(Other.Context), MCB(Other.MCB), RI(Other.RI), MCII(Other.MCII), in HexagonMCChecker()
298 for (auto const &I : HexagonMCInstrInfo::bundleInstructions(MCII, MCB)) { in checkAXOK()
305 for (auto const &I : HexagonMCInstrInfo::bundleInstructions(MCII, MCB)) { in checkAXOK()
320 for (auto const &I : HexagonMCInstrInfo::bundleInstructions(MCII, MCB)) { in reportBranchErrors()
[all …]
H A DHexagonMCInstrInfo.cpp88 MCInstrInfo const &MCII, MCInst &MCB, in addConstExtender() argument
90 assert(HexagonMCInstrInfo::isBundle(MCB)); in addConstExtender()
99 MCB.addOperand(MCOperand::createInst(XMCI)); in addConstExtender()
125 MCContext &Context, MCInst &MCB, in canonicalizePacketImpl() argument
132 MCInst OrigMCB = MCB; in canonicalizePacketImpl()
137 HexagonMCInstrInfo::tryCompound(MCII, STI, Context, MCB); in canonicalizePacketImpl()
138 HexagonMCShuffle(Context, false, MCII, STI, MCB); in canonicalizePacketImpl()
142 ? HexagonMCInstrInfo::getDuplexPossibilties(MCII, STI, MCB) in canonicalizePacketImpl()
147 HexagonMCShuffle(Context, MCII, STI, MCB, possibleDuplexes); in canonicalizePacketImpl()
151 HexagonMCInstrInfo::padEndloop(MCB, Context); in canonicalizePacketImpl()
[all …]
H A DHexagonMCDuplexInfo.cpp1030 MCInst const &MCB) { in getDuplexPossibilties() argument
1031 assert(isBundle(MCB)); in getDuplexPossibilties()
1034 unsigned numInstrInPacket = MCB.getNumOperands(); in getDuplexPossibilties()
1043 if (isStoreInst(MCB.getOperand(j).getInst()->getOpcode()) && in getDuplexPossibilties()
1044 isStoreInst(MCB.getOperand(k).getInst()->getOpcode())) { in getDuplexPossibilties()
1049 if (HexagonMCInstrInfo::isMemReorderDisabled(MCB)) // }:mem_noshuf in getDuplexPossibilties()
1054 MCII, *MCB.getOperand(k).getInst(), in getDuplexPossibilties()
1055 HexagonMCInstrInfo::hasExtenderForIndex(MCB, k - 1), in getDuplexPossibilties()
1056 *MCB.getOperand(j).getInst(), in getDuplexPossibilties()
1057 HexagonMCInstrInfo::hasExtenderForIndex(MCB, j - 1), in getDuplexPossibilties()
[all …]
H A DHexagonMCELFStreamer.cpp66 void HexagonMCELFStreamer::emitInstruction(const MCInst &MCB, in emitInstruction() argument
68 assert(MCB.getOpcode() == Hexagon::BUNDLE); in emitInstruction()
69 assert(HexagonMCInstrInfo::bundleSize(MCB) <= HEXAGON_PACKET_SIZE); in emitInstruction()
70 assert(HexagonMCInstrInfo::bundleSize(MCB) > 0); in emitInstruction()
74 for (auto const &I : HexagonMCInstrInfo::bundleInstructions(MCB)) { in emitInstruction()
79 MCObjectStreamer::emitInstruction(MCB, STI); in emitInstruction()
H A DHexagonMCInstrInfo.h87 void addConstExtender(MCContext &Context, MCInstrInfo const &MCII, MCInst &MCB,
100 MCContext &Context, MCInst &MCB,
116 MCInst const *extenderForIndex(MCInst const &MCB, size_t Index);
117 void extendIfNeeded(MCContext &Context, MCInstrInfo const &MCII, MCInst &MCB,
134 MCInst const &MCB);
191 bool hasExtenderForIndex(MCInst const &MCB, size_t Index);
216 MCInst const &instruction(MCInst const &MCB, size_t Index);
319 bool LoopNeedsPadding(MCInst const &MCB);
H A DHexagonAsmBackend.cpp575 MCInst const &MCB = DF->getInst(); in fixupNeedsRelaxationAdvanced() local
576 assert(HexagonMCInstrInfo::isBundle(MCB)); in fixupNeedsRelaxationAdvanced()
580 MCB, Fixup.getOffset() / HEXAGON_INSTR_SIZE)); in fixupNeedsRelaxationAdvanced()
597 if (HexagonMCInstrInfo::bundleSize(MCB) < HEXAGON_PACKET_SIZE) { in fixupNeedsRelaxationAdvanced()
635 if (HexagonMCInstrInfo::bundleSize(MCB) < HEXAGON_PACKET_SIZE) { in fixupNeedsRelaxationAdvanced()
H A DHexagonMCCodeEmitter.h83 uint32_t parseBits(size_t Last, MCInst const &MCB, MCInst const &MCI) const;
H A DHexagonMCChecker.h35 MCInst &MCB; variable
H A DHexagonMCCodeEmitter.cpp340 uint32_t HexagonMCCodeEmitter::parseBits(size_t Last, MCInst const &MCB, in parseBits() argument
344 if (HexagonMCInstrInfo::isInnerLoop(MCB)) { in parseBits()
351 if (HexagonMCInstrInfo::isOuterLoop(MCB)) { in parseBits()
/src/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonMCInstLower.cpp37 MCInst &MCB, HexagonAsmPrinter &AP);
98 MCInst &MCB, HexagonAsmPrinter &AP) { in HexagonLowerToMC() argument
100 HexagonMCInstrInfo::setInnerLoop(MCB); in HexagonLowerToMC()
104 HexagonMCInstrInfo::setOuterLoop(MCB); in HexagonLowerToMC()
190 HexagonMCInstrInfo::extendIfNeeded(AP.OutContext, MCII, MCB, *MCI); in HexagonLowerToMC()
191 MCB.addOperand(MCOperand::createInst(MCI)); in HexagonLowerToMC()
H A DHexagonAsmPrinter.cpp61 MCInst &MCB, HexagonAsmPrinter &AP);
750 MCInst MCB; in emitInstruction() local
751 MCB.setOpcode(Hexagon::BUNDLE); in emitInstruction()
752 MCB.addOperand(MCOperand::createImm(0)); in emitInstruction()
761 HexagonLowerToMC(MCII, &*MII, MCB, *this); in emitInstruction()
763 HexagonLowerToMC(MCII, MI, MCB, *this); in emitInstruction()
769 HexagonMCInstrInfo::setMemReorderDisabled(MCB); in emitInstruction()
773 MCB, nullptr); in emitInstruction()
775 if (HexagonMCInstrInfo::bundleSize(MCB) == 0) in emitInstruction()
777 OutStreamer->emitInstruction(MCB, getSubtargetInfo()); in emitInstruction()
/src/sys/contrib/device-tree/Bindings/perf/
H A Dapm-xgene-pmu.txt8 MCB - Memory controller bridge
17 - regmap-mcba : Regmap of the MCB-A (memory bridge) resource.
18 - regmap-mcbb : Regmap of the MCB-B (memory bridge) resource.
30 Required properties for MCB subnode:
32 - reg : First resource shall be the MCB PMU resource.
33 - enable-bit-index : The bit indicates if the according MCB is enabled.
/src/contrib/llvm-project/llvm/lib/Target/Hexagon/AsmParser/
H A DHexagonAsmParser.cpp96 MCInst MCB; member in __anon50b624e90111::HexagonAsmParser
133 bool matchOneInstruction(MCInst &MCB, SMLoc IDLoc,
163 MCB.setOpcode(Hexagon::BUNDLE); in HexagonAsmParser()
474 LLVM_DEBUG(MCB.dump_pretty(dbgs())); in finishBundle()
477 MCB.setLoc(IDLoc); in finishBundle()
483 MCInst OrigBundle = MCB; in finishBundle()
484 HexagonMCChecker Check(getContext(), MII, STI, MCB, *RI, true); in finishBundle()
487 MII, STI, getContext(), MCB, &Check, true); in finishBundle()
490 if (HexagonMCInstrInfo::bundleSize(MCB) == 0) { in finishBundle()
491 assert(!HexagonMCInstrInfo::isInnerLoop(MCB)); in finishBundle()
[all …]
/src/contrib/llvm-project/llvm/lib/Target/Hexagon/Disassembler/
H A DHexagonDisassembler.cpp54 DecodeStatus getSingleInstruction(MCInst &Instr, MCInst &MCB,
302 DecodeStatus HexagonDisassembler::getSingleInstruction(MCInst &MI, MCInst &MCB, in getSingleInstruction() argument
311 auto BundleSize = HexagonMCInstrInfo::bundleSize(MCB); in getSingleInstruction()
315 HexagonMCInstrInfo::setInnerLoop(MCB); in getSingleInstruction()
317 HexagonMCInstrInfo::setOuterLoop(MCB); in getSingleInstruction()
323 MCB, HexagonMCInstrInfo::bundleSize(MCB)); in getSingleInstruction()
/src/sys/contrib/device-tree/Bindings/edac/
H A Dapm-xgene-edac.txt16 - regmap-mcba : Regmap of the MCB-A (memory bridge) resource.
17 - regmap-mcbb : Regmap of the MCB-B (memory bridge) resource.
/src/share/misc/
H A Dusb_vendors21653 0010 MCB-100 Series