Home
last modified time | relevance | path

Searched refs:I2C1 (Results 1 – 25 of 54) sorted by relevance

123

/src/sys/contrib/device-tree/src/arm64/mediatek/
H A Dmt6797-x20-dev.dts60 /* LS - I2C1 */
/src/sys/contrib/device-tree/src/arm64/freescale/
H A Dimx8-apalis-eval.dtsi42 /* Apalis I2C1 */
H A Dimx8-apalis-ixora-v1.1.dtsi94 /* Apalis I2C1 */
H A Dimx8-apalis-eval-v1.2.dtsi102 /* Apalis I2C1 */
H A Dimx8-apalis-ixora-v1.2.dtsi128 /* Apalis I2C1 */
H A Dimx8mm-phycore-som.dtsi120 /* I2C1 */
H A Dimx8mq-thor96.dts233 /* LS-I2C1 */
/src/sys/contrib/device-tree/Bindings/mfd/
H A Dda9052-i2c.txt39 i2c@63fc8000 { /* I2C1 */
/src/sys/contrib/device-tree/src/arm/intel/socfpga/
H A Dsocfpga_cyclone5_chameleon96.dts80 label = "LS-I2C1";
/src/sys/contrib/device-tree/Bindings/net/nfc/
H A Dnfcmrvl.txt40 Example (for ARM-based BeagleBoard Black with 88W8887 on I2C1):
/src/sys/contrib/device-tree/include/dt-bindings/clock/
H A Dstm32mp1-clks.h37 #define I2C1 24 macro
/src/sys/contrib/device-tree/Bindings/reset/
H A Dnxp,lpc1850-rgu.txt49 49 I2C1
/src/sys/contrib/device-tree/src/arm64/socionext/
H A Duniphier-ld20-akebi96.dts146 /* LS connector I2C1 */
/src/sys/contrib/device-tree/src/arm64/hisilicon/
H A Dhi3660-hikey960.dts454 "[I2C1_SCL]", /* Actual SoC I2C1 */
455 "[I2C1_SDA]", /* Actual SoC I2C1 */
592 label = "LS-I2C1";
H A Dhi3798cv200-poplar.dts169 label = "LS-I2C1";
/src/sys/contrib/device-tree/src/arm/microchip/
H A Dat91sam9x5.dtsi429 <AT91_PIOC 0 AT91_PERIPH_C AT91_PINCTRL_NONE /* PC0 periph C I2C1 data */
430 AT91_PIOC 1 AT91_PERIPH_C AT91_PINCTRL_NONE>; /* PC1 periph C I2C1 clock */
453 <AT91_PIOC 0 AT91_PERIPH_GPIO AT91_PINCTRL_MULTI_DRIVE /* PC0 gpio multidrive I2C1 data */
454 AT91_PIOC 1 AT91_PERIPH_GPIO AT91_PINCTRL_MULTI_DRIVE>; /* PC1 gpio multidrive I2C1 clock */
/src/sys/contrib/device-tree/src/arm/marvell/
H A Dkirkwood-6282.dtsi95 * Default I2C1 pinctrl setting on mpp36/mpp37,
/src/sys/contrib/device-tree/src/arm/st/
H A Dstm32f7-pinctrl.dtsi166 pinmux = <STM32_PINMUX('B', 9, AF4)>, /* I2C1 SDA */
167 <STM32_PINMUX('B', 8, AF4)>; /* I2C1 SCL */
H A Dstih410-b2260.dts126 label = "LS-I2C1";
H A Dstm32mp15xx-dhcor-drc-compact.dtsi194 &i2c1 { /* X11 I2C1 */
H A Dstm32f429.dtsi346 resets = <&rcc STM32F4_APB1_RESET(I2C1)>;
347 clocks = <&rcc 0 STM32F4_APB1_CLOCK(I2C1)>;
/src/sys/contrib/device-tree/Bindings/pinctrl/
H A Dfsl,imx7d-pinctrl.txt58 any of the iomux controllers. For example the I2C1 IP can use SCL pad from
/src/sys/contrib/device-tree/src/arm/nxp/imx/
H A Dimx6ull-dhcom-pdk2.dts186 /* DHCOM I2C1 */
/src/sys/contrib/device-tree/src/arm/aspeed/
H A Daspeed-g6-pinctrl.dtsi221 function = "I2C1";
222 groups = "I2C1";
/src/sys/contrib/device-tree/src/arm/renesas/
H A Dr8a7794-alt.dts193 * A fallback to GPIO is provided for I2C1.

123