Home
last modified time | relevance | path

Searched refs:HighRegInst (Results 1 – 1 of 1) sorted by relevance

/src/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonCopyToCombine.cpp182 MachineInstr &HighRegInst, in areCombinableOperations() argument
184 unsigned HiOpc = HighRegInst.getOpcode(); in areCombinableOperations()
205 if (isGreaterThanNBitTFRI<8>(HighRegInst) && in areCombinableOperations()
212 if (isGreaterThanNBitTFRI<16>(HighRegInst) && in areCombinableOperations()
214 return (HighRegInst.getOperand(1).isImm() && in areCombinableOperations()
219 if (isGreaterThanNBitTFRI<8>(HighRegInst) && in areCombinableOperations()