Home
last modified time | relevance | path

Searched refs:GPU_CC_HLOS1_VOTE_GPU_SMMU_CLK (Results 1 – 25 of 27) sorted by relevance

12

/src/sys/contrib/device-tree/include/dt-bindings/clock/
H A Dqcom,qcm2290-gpucc.h23 #define GPU_CC_HLOS1_VOTE_GPU_SMMU_CLK 12 macro
H A Dqcom,sm6125-gpucc.h25 #define GPU_CC_HLOS1_VOTE_GPU_SMMU_CLK 14 macro
H A Dqcom,sar2130p-gpucc.h20 #define GPU_CC_HLOS1_VOTE_GPU_SMMU_CLK 9 macro
H A Dqcom,gpucc-sm8250.h20 #define GPU_CC_HLOS1_VOTE_GPU_SMMU_CLK 10 macro
H A Dqcom,sm6115-gpucc.h27 #define GPU_CC_HLOS1_VOTE_GPU_SMMU_CLK 16 macro
H A Dqcom,gpucc-sc8280xp.h29 #define GPU_CC_HLOS1_VOTE_GPU_SMMU_CLK 19 macro
H A Dqcom,gpucc-sc7280.h21 #define GPU_CC_HLOS1_VOTE_GPU_SMMU_CLK 11 macro
H A Dqcom,qcs615-gpucc.h25 #define GPU_CC_HLOS1_VOTE_GPU_SMMU_CLK 15 macro
H A Dqcom,sm8650-gpucc.h29 #define GPU_CC_HLOS1_VOTE_GPU_SMMU_CLK 18 macro
H A Dqcom,sm8550-gpucc.h21 #define GPU_CC_HLOS1_VOTE_GPU_SMMU_CLK 11 macro
H A Dqcom,sa8775p-gpucc.h25 #define GPU_CC_HLOS1_VOTE_GPU_SMMU_CLK 14 macro
H A Dqcom,sm8450-gpucc.h29 #define GPU_CC_HLOS1_VOTE_GPU_SMMU_CLK 18 macro
H A Dqcom,gpucc-sm8350.h26 #define GPU_CC_HLOS1_VOTE_GPU_SMMU_CLK 16 macro
H A Dqcom,x1e80100-gpucc.h24 #define GPU_CC_HLOS1_VOTE_GPU_SMMU_CLK 14 macro
H A Dqcom,milos-gpucc.h31 #define GPU_CC_HLOS1_VOTE_GPU_SMMU_CLK 20 macro
/src/sys/contrib/device-tree/src/arm64/qcom/
H A Dsm8350.dtsi2132 <&gpucc GPU_CC_HLOS1_VOTE_GPU_SMMU_CLK>;
2196 <&gpucc GPU_CC_HLOS1_VOTE_GPU_SMMU_CLK>,
H A Dqcm2290.dtsi1619 <&gpucc GPU_CC_HLOS1_VOTE_GPU_SMMU_CLK>,
H A Dsc8280xp.dtsi3069 <&gpucc GPU_CC_HLOS1_VOTE_GPU_SMMU_CLK>;
3139 <&gpucc GPU_CC_HLOS1_VOTE_GPU_SMMU_CLK>,
H A Dsm6115.dtsi1841 <&gpucc GPU_CC_HLOS1_VOTE_GPU_SMMU_CLK>,
H A Dsc7280.dtsi2962 <&gpucc GPU_CC_HLOS1_VOTE_GPU_SMMU_CLK>;
3029 <&gpucc GPU_CC_HLOS1_VOTE_GPU_SMMU_CLK>,
H A Dsar2130p.dtsi1851 clocks = <&gpucc GPU_CC_HLOS1_VOTE_GPU_SMMU_CLK>,
H A Dqcs8300.dtsi3943 <&gpucc GPU_CC_HLOS1_VOTE_GPU_SMMU_CLK>,
H A Dsm8450.dtsi2603 <&gpucc GPU_CC_HLOS1_VOTE_GPU_SMMU_CLK>,
H A Dsm8550.dtsi2612 clocks = <&gpucc GPU_CC_HLOS1_VOTE_GPU_SMMU_CLK>,
H A Dsm8650.dtsi4297 clocks = <&gpucc GPU_CC_HLOS1_VOTE_GPU_SMMU_CLK>,

12