Searched refs:FinalReg (Results 1 – 4 of 4) sorted by relevance
| /src/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVExpandPseudoInsts.cpp | 587 Register FinalReg = MI.getOperand(0).getReg(); in expandLoadTLSDescAddress() local
614 BuildMI(MBB, MBBI, DL, TII->get(RISCV::ADD), FinalReg) in expandLoadTLSDescAddress()
|
| /src/contrib/llvm-project/llvm/lib/Target/X86/AsmParser/ |
| H A D | X86AsmParser.cpp | 1694 unsigned FinalReg = FinalOp.Mem.BaseReg; in VerifyAndAdjustOperands() local
1715 bool IsSI = IsSIReg(FinalReg); in VerifyAndAdjustOperands()
1716 FinalReg = GetSIDIForRegClass(RegClassID, FinalReg, IsSI); in VerifyAndAdjustOperands()
1718 if (FinalReg != OrigReg) { in VerifyAndAdjustOperands()
1728 FinalOp.Mem.BaseReg = FinalReg; in VerifyAndAdjustOperands()
|
| /src/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86FrameLowering.cpp | 959 FinalReg = InProlog ? X86::RDX : MRI.createVirtualRegister(RegClass), in emitStackProbeInlineWindowsCoreCLR64() local
1015 BuildMI(&MBB, DL, TII.get(X86::CMOV64rr), FinalReg) in emitStackProbeInlineWindowsCoreCLR64()
1033 BuildMI(&MBB, DL, TII.get(X86::CMP64rr)).addReg(FinalReg).addReg(LimitReg); in emitStackProbeInlineWindowsCoreCLR64()
1040 RoundMBB->addLiveIn(FinalReg); in emitStackProbeInlineWindowsCoreCLR64()
1042 .addReg(FinalReg) in emitStackProbeInlineWindowsCoreCLR64()
|
| /src/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SIRegisterInfo.cpp | 1611 unsigned FinalReg = SubReg; in buildSpillLoadStore() local
1683 FinalReg) in buildSpillLoadStore()
|