Home
last modified time | relevance | path

Searched refs:FSUB_VL (Results 1 – 3 of 3) sorted by relevance

/src/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.h283 FSUB_VL, enumerator
H A DRISCVISelLowering.cpp14441 case RISCVISD::FSUB_VL: in getFPExtOpcode()
14474 case RISCVISD::FSUB_VL: in getWOpcode()
14629 case RISCVISD::FSUB_VL: in isSupportedRoot()
14724 case RISCVISD::FSUB_VL: in isCommutative()
14927 case RISCVISD::FSUB_VL: in getSupportedFoldings()
17311 case RISCVISD::FSUB_VL: in PerformDAGCombine()
20501 NODE_NAME_CASE(FSUB_VL) in getTargetNodeName()
H A DRISCVInstrInfoVVLPatterns.td139 def riscv_fsub_vl : SDNode<"RISCVISD::FSUB_VL", SDT_RISCVFPBinOp_VL>;