Home
last modified time | relevance | path

Searched refs:ElemVT (Results 1 – 8 of 8) sorted by relevance

/src/contrib/llvm-project/llvm/lib/Target/VE/
H A DVECustomDAG.h125 MVT getLegalVectorType(Packing P, MVT ElemVT);
216 EVT getVectorVT(EVT ElemVT, unsigned NumElems) const { in getVectorVT() argument
217 return EVT::getVectorVT(*DAG.getContext(), ElemVT, NumElems); in getVectorVT()
H A DVECustomDAG.cpp34 MVT getLegalVectorType(Packing P, MVT ElemVT) { in getLegalVectorType() argument
35 return MVT::getVectorVT(ElemVT, P == Packing::Normal ? StandardVectorWidth in getLegalVectorType()
H A DVEISelLowering.cpp341 MVT ElemVT = VT.getVectorElementType(); in initVPUActions() local
342 unsigned ElemBits = ElemVT.getScalarSizeInBits(); in initVPUActions()
/src/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DLegalizeTypesGeneric.cpp106 EVT ElemVT = NOutVT; in ExpandRes_BITCAST() local
107 EVT NVT = EVT::getVectorVT(*DAG.getContext(), ElemVT, NumElems); in ExpandRes_BITCAST()
111 unsigned NewSizeInBits = ElemVT.getSizeInBits() / 2; in ExpandRes_BITCAST()
116 ElemVT = EVT::getIntegerVT(*DAG.getContext(), NewSizeInBits); in ExpandRes_BITCAST()
117 NVT = EVT::getVectorVT(*DAG.getContext(), ElemVT, NumElems); in ExpandRes_BITCAST()
125 Vals.push_back(DAG.getNode(ISD::EXTRACT_VECTOR_ELT, dl, ElemVT, in ExpandRes_BITCAST()
H A DLegalizeVectorTypes.cpp7176 EVT ElemVT = OrigVT.getVectorElementType(); in WidenVecOp_VECREDUCE() local
7181 SDValue NeutralElem = DAG.getNeutralElement(BaseOpc, dl, ElemVT, Flags); in WidenVecOp_VECREDUCE()
7190 EVT SplatVT = EVT::getVectorVT(*DAG.getContext(), ElemVT, in WidenVecOp_VECREDUCE()
7214 EVT ElemVT = OrigVT.getVectorElementType(); in WidenVecOp_VECREDUCE_SEQ() local
7219 SDValue NeutralElem = DAG.getNeutralElement(BaseOpc, dl, ElemVT, Flags); in WidenVecOp_VECREDUCE_SEQ()
7227 EVT SplatVT = EVT::getVectorVT(*DAG.getContext(), ElemVT, in WidenVecOp_VECREDUCE_SEQ()
/src/contrib/llvm-project/llvm/lib/Target/SystemZ/
H A DSystemZISelLowering.h729 SDValue combineExtract(const SDLoc &DL, EVT ElemVT, EVT VecVT, SDValue OrigOp,
/src/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.cpp3946 MVT ElemVT = VT.getVectorElementType(); in lowerBuildVectorViaPacking() local
3947 if (!ElemVT.isInteger()) in lowerBuildVectorViaPacking()
3956 unsigned ElemSizeInBits = ElemVT.getSizeInBits(); in lowerBuildVectorViaPacking()
4074 MVT ElemVT = VT.getVectorElementType(); in lowerBUILD_VECTOR() local
4075 unsigned ElemsPerVReg = *VLen / ElemVT.getFixedSizeInBits(); in lowerBUILD_VECTOR()
4077 MVT OneRegVT = MVT::getVectorVT(ElemVT, ElemsPerVReg); in lowerBUILD_VECTOR()
5019 MVT ElemVT = VT.getVectorElementType(); in lowerShuffleViaVRegSplitting() local
5020 unsigned ElemsPerVReg = *VLen / ElemVT.getFixedSizeInBits(); in lowerShuffleViaVRegSplitting()
5050 MVT OneRegVT = MVT::getVectorVT(ElemVT, ElemsPerVReg); in lowerShuffleViaVRegSplitting()
8490 EVT ElemVT = VecVT.getVectorElementType(); in lowerINSERT_VECTOR_ELT() local
[all …]
/src/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64ISelLowering.cpp15190 EVT ElemVT = VecVT.getVectorElementType(); in getVectorBitwiseReduce() local
15196 if (ElemVT == MVT::i1) { in getVectorBitwiseReduce()
15256 DAG.getConstant(Shift * ElemVT.getSizeInBits(), DL, MVT::i64); in getVectorBitwiseReduce()
15262 Result = DAG.getAnyExtOrTrunc(Scalar, DL, ElemVT); in getVectorBitwiseReduce()