Home
last modified time | relevance | path

Searched refs:CLK_PWM0 (Results 1 – 21 of 21) sorted by relevance

/src/sys/contrib/device-tree/Bindings/pwm/
H A Dpwm-sprd.txt27 clocks = <&aon_clk CLK_PWM0>, <&aonapb_gate CLK_PWM0_EB>,
31 assigned-clocks = <&aon_clk CLK_PWM0>,
/src/sys/contrib/device-tree/src/arm/intel/pxa/
H A Dpxa27x.dtsi53 clocks = <&clks CLK_PWM0>;
67 clocks = <&clks CLK_PWM0>;
H A Dpxa25x.dtsi71 clocks = <&clks CLK_PWM0>;
H A Dpxa3xx.dtsi228 clocks = <&clks CLK_PWM0>;
244 clocks = <&clks CLK_PWM0>;
/src/sys/contrib/device-tree/include/dt-bindings/clock/
H A Dpxa-clock.h47 #define CLK_PWM0 37 macro
H A Dactions,s500-cmu.h43 #define CLK_PWM0 23 macro
H A Dactions,s700-cmu.h66 #define CLK_PWM0 43 macro
H A Dactions,s900-cmu.h68 #define CLK_PWM0 50 macro
H A Dsprd,sc9863a-clk.h120 #define CLK_PWM0 15 macro
H A Dspacemit,k1-syscon.h95 #define CLK_PWM0 10 macro
H A Dsprd,ums512-clk.h134 #define CLK_PWM0 6 macro
H A Dsprd,sc9860-clk.h124 #define CLK_PWM0 18 macro
H A Drockchip,rk3528-cru.h123 #define CLK_PWM0 111 macro
H A Drockchip,rv1126-cru.h29 #define CLK_PWM0 15 macro
H A Drk3568-cru.h26 #define CLK_PWM0 13 macro
/src/sys/dev/clk/rockchip/
H A Drk3568_pmucru.c177 GATE(CLK_PWM0, "clk_pwm0", "clk_pwm0_div", 1, 7),
/src/sys/contrib/device-tree/src/arm/rockchip/
H A Drv1126.dtsi276 clocks = <&pmucru CLK_PWM0>, <&pmucru PCLK_PWM0>;
287 clocks = <&pmucru CLK_PWM0>, <&pmucru PCLK_PWM0>;
298 clocks = <&pmucru CLK_PWM0>, <&pmucru PCLK_PWM0>;
309 clocks = <&pmucru CLK_PWM0>, <&pmucru PCLK_PWM0>;
/src/sys/contrib/device-tree/src/arm64/rockchip/
H A Drk3528.dtsi794 clocks = <&cru CLK_PWM0>, <&cru PCLK_PWM0>;
804 clocks = <&cru CLK_PWM0>, <&cru PCLK_PWM0>;
814 clocks = <&cru CLK_PWM0>, <&cru PCLK_PWM0>;
824 clocks = <&cru CLK_PWM0>, <&cru PCLK_PWM0>;
H A Drk356x-base.dtsi421 clocks = <&pmucru CLK_PWM0>, <&pmucru PCLK_PWM0>;
432 clocks = <&pmucru CLK_PWM0>, <&pmucru PCLK_PWM0>;
443 clocks = <&pmucru CLK_PWM0>, <&pmucru PCLK_PWM0>;
454 clocks = <&pmucru CLK_PWM0>, <&pmucru PCLK_PWM0>;
H A Drk356x.dtsi502 clocks = <&pmucru CLK_PWM0>, <&pmucru PCLK_PWM0>;
513 clocks = <&pmucru CLK_PWM0>, <&pmucru PCLK_PWM0>;
524 clocks = <&pmucru CLK_PWM0>, <&pmucru PCLK_PWM0>;
535 clocks = <&pmucru CLK_PWM0>, <&pmucru PCLK_PWM0>;
/src/sys/contrib/device-tree/src/riscv/spacemit/
H A Dk1.dtsi394 clocks = <&syscon_apbc CLK_PWM0>;