Home
last modified time | relevance | path

Searched refs:CLKID_FCLK_DIV2 (Results 1 – 17 of 17) sorted by relevance

/src/sys/contrib/device-tree/include/dt-bindings/clock/
H A Damlogic,a1-pll-clkc.h19 #define CLKID_FCLK_DIV2 6 macro
H A Damlogic,c3-pll-clkc.h13 #define CLKID_FCLK_DIV2 3 macro
H A Damlogic,s4-pll-clkc.h13 #define CLKID_FCLK_DIV2 3 macro
H A Daxg-clkc.h13 #define CLKID_FCLK_DIV2 2 macro
H A Dgxbb-clkc.h12 #define CLKID_FCLK_DIV2 4 macro
H A Dmeson8b-clkc.h12 #define CLKID_FCLK_DIV2 5 macro
H A Dg12a-clkc.h13 #define CLKID_FCLK_DIV2 2 macro
/src/sys/contrib/device-tree/src/arm64/amlogic/
H A Dmeson-s4.dtsi108 clocks = <&clkc_pll CLKID_FCLK_DIV2>,
750 <&clkc_pll CLKID_FCLK_DIV2>;
803 <&clkc_pll CLKID_FCLK_DIV2>,
823 <&clkc_pll CLKID_FCLK_DIV2>;
837 <&clkc_pll CLKID_FCLK_DIV2>;
849 <&clkc_pll CLKID_FCLK_DIV2>;
H A Dmeson-gxbb.dtsi296 <&clkc CLKID_FCLK_DIV2>,
298 <&clkc CLKID_FCLK_DIV2>;
824 <&clkc CLKID_FCLK_DIV2>;
832 <&clkc CLKID_FCLK_DIV2>;
840 <&clkc CLKID_FCLK_DIV2>;
H A Dmeson-gxl.dtsi133 <&clkc CLKID_FCLK_DIV2>,
135 <&clkc CLKID_FCLK_DIV2>;
894 <&clkc CLKID_FCLK_DIV2>;
902 <&clkc CLKID_FCLK_DIV2>;
910 <&clkc CLKID_FCLK_DIV2>;
H A Damlogic-c3.dtsi125 <&clkc_pll CLKID_FCLK_DIV2>,
936 <&clkc_pll CLKID_FCLK_DIV2>;
951 <&clkc_pll CLKID_FCLK_DIV2>;
966 <&clkc_pll CLKID_FCLK_DIV2>;
982 <&clkc_pll CLKID_FCLK_DIV2>,
H A Dmeson-axg.dtsi286 <&clkc CLKID_FCLK_DIV2>,
288 <&clkc CLKID_FCLK_DIV2>;
1939 <&clkc CLKID_FCLK_DIV2>;
1951 <&clkc CLKID_FCLK_DIV2>;
1967 <&clkc CLKID_FCLK_DIV2>;
H A Dmeson-a1.dtsi484 clocks = <&clkc_pll CLKID_FCLK_DIV2>,
658 <&clkc_pll CLKID_FCLK_DIV2>;
H A Dmeson-g12-common.dtsi178 <&clkc CLKID_FCLK_DIV2>,
180 <&clkc CLKID_FCLK_DIV2>;
2431 <&clkc CLKID_FCLK_DIV2>;
2443 <&clkc CLKID_FCLK_DIV2>;
2455 <&clkc CLKID_FCLK_DIV2>;
/src/sys/contrib/device-tree/Bindings/mmc/
H A Damlogic,meson-gx.txt35 clocks = <&clkc CLKID_SD_EMMC_A>, <&xtal>, <&clkc CLKID_FCLK_DIV2>;
/src/sys/contrib/device-tree/src/arm/amlogic/
H A Dmeson8m2.dtsi34 <&clkc CLKID_FCLK_DIV2>;
H A Dmeson8b.dtsi573 <&clkc CLKID_FCLK_DIV2>;