Home
last modified time | relevance | path

Searched refs:AR_RTC_PLL_CONTROL (Results 1 – 7 of 7) sorted by relevance

/src/sys/dev/ath/ath_hal/ar9001/
H A Dar9160_attach.c106 OS_REG_WRITE(ah, AR_RTC_PLL_CONTROL, pll); in ar9160InitPLL()
/src/tools/tools/ath/common/
H A Ddumpregs_5416.c280 DEFBASIC(AR_RTC_PLL_CONTROL,"RTC_PLL"),
/src/sys/dev/ath/ath_hal/ar5416/
H A Dar5416reg.h110 #define AR_RTC_PLL_CONTROL AR_RTC_BASE + 0x14 macro
H A Dar5416_reset.c1525 OS_REG_WRITE(ah, AR_RTC_PLL_CONTROL, pll); in ar5416InitPLL()
/src/sys/contrib/dev/ath/ath_hal/ar9300/
H A Dar9300_reset.c1423 OS_REG_WRITE(ah, AR_RTC_PLL_CONTROL, 0x1142c); in ar9300_init_pll()
1451 OS_REG_WRITE(ah, AR_RTC_PLL_CONTROL, 0x1142c); in ar9300_init_pll()
1467 OS_REG_WRITE(ah, AR_RTC_PLL_CONTROL, 0x142c); in ar9300_init_pll()
1500 OS_REG_WRITE(ah, AR_RTC_PLL_CONTROL, 0x142c); in ar9300_init_pll()
1548 OS_REG_WRITE(ah, AR_RTC_PLL_CONTROL, 0x1142c); /* Bypass mode */ in ar9300_init_pll()
1627 OS_REG_WRITE(ah, AR_RTC_PLL_CONTROL, 0x142c); in ar9300_init_pll()
1652 OS_REG_WRITE(ah, AR_RTC_PLL_CONTROL, pll); in ar9300_init_pll()
H A Dar9300reg.h1128 #define AR_RTC_PLL_CONTROL AR_RTC_OFFSET(PLL_CONTROL) macro
/src/sys/dev/ath/ath_hal/ar9002/
H A Dar9280_attach.c136 OS_REG_WRITE(ah, AR_RTC_PLL_CONTROL, pll); in ar9280InitPLL()