/qemu/scripts/coccinelle/ |
H A D | qobject.cocci | 1 // Use QDict macros where they make sense 28 // Use QList macros where they make sense
|
H A D | use-g_new-etc.cocci | 1 // Use g_new() & friends where that makes obvious sense
|
/qemu/docs/about/ |
H A D | index.rst | 8 :ref:`System Emulation`, where it provides a virtual model of an 15 where QEMU can launch processes compiled for one CPU on another CPU.
|
/qemu/qapi/ |
H A D | sockets.json | 63 # closed. Only supported for TCP sockets on systems where TCP_KEEPCNT 69 # where TCP_KEEPIDLE socket option is defined (this includes Linux, 74 # supported for TCP sockets on systems where TCP_KEEPINTVL is defined (this 146 # contexts where no monitor context is active.
|
H A D | common.json | 173 # where it will receive packets sent to the netdev. 176 # where it will receive packets sent by the netdev.
|
/qemu/docs/system/ |
H A D | managed-startup.rst | 25 where additional queries and configuration can be performed via QMP 28 QMP monitor, where the commands do not depend on an initialized
|
H A D | generic-loader.rst | 37 The number of the CPU's address space where the data should be 85 The memory address where the file should be loaded. This is required 91 memory address where the raw file is loaded or the entry point
|
H A D | keys.rst.inc | 4 ``mod=`` where appropriate. For example, ``-display sdl,
|
H A D | device-emulation.rst | 67 there are cases where features will not be reported to the guest if 73 Device pass through is where the device is actually given access to
|
/qemu/target/arm/tcg/ |
H A D | neon-ls.decode | 22 # Encodings for Neon load/store instructions where the T32 encoding 24 # More specifically, this file covers instructions where the A32 encoding is
|
H A D | neon-dp.decode | 26 # Encodings for Neon data processing instructions where the T32 encoding 28 # More specifically, this file covers instructions where the A32 encoding is 94 # Dd, Dm, Dn where other insns use Dd, Dn, Dm. For QEMU we choose 191 # Right shifts are encoded as N - shift, where N is the element size in bits. 391 # two-reg-and-scalar insn groups (where size cannot be 0b11). This
|
/qemu/tests/qapi-schema/ |
H A D | args-int.json | 1 # we reject commands where data is not an array or complex type
|
H A D | enum-clash-member.json | 1 # we reject enums where members will clash when mapped to C enum
|
/qemu/docs/devel/ |
H A D | index-process.rst | 6 Notes about how to interact with the community and how and where to submit patches.
|
H A D | multi-thread-tcg.rst | 28 We introduce a new running mode where each vCPU will run on its own 30 combinations where the host memory model is able to accommodate the 68 The hot-path avoids using locks where possible. The tb_jmp_cache is 157 where tb is the destination block of a jump. Each origin block keeps a 336 pair where the strex instruction will return a flag indicating a 358 problem so far common guests have not implemented patterns where 362 The code also includes a fall-back for cases where multi-threaded TCG
|
H A D | style.rst | 29 where they have been irreversibly coded into the syntax. 48 There are several places where indent is necessary: 150 to have a consistent prefix to show where they came from. For example, 423 where `MSVC has a different way to lay them out than GCC 424 <https://gcc.gnu.org/onlinedocs/gcc/x86-Type-Attributes.html>`_, or where 432 We also suggest avoiding bitfields even in structures where the exact 458 anyway. There may be some start-up cases where failing is unreasonable 461 Care should be taken to avoid introducing places where the guest could 465 approach. However for larger allocations where we could realistically 555 argument...) However there are a few areas where we allow ourselves to [all …]
|
/qemu/docs/system/devices/ |
H A D | virtio-pmem.rst | 34 where: 62 to perform fsync/msync. This is different from a real nvdimm backend where
|
/qemu/tests/decode/ |
H A D | err_field9.decode | 4 # Diagnose fields where the format refers to a field defined in the
|
/qemu/docs/devel/testing/ |
H A D | blkdebug.rst | 83 exercises the code path where ``BlockAIOCB`` fails and the 113 There are cases where more power is needed to match a particular I/O request in 120 How do we match the 2nd ``write_aio`` but not the first? This is where state
|
/qemu/tests/functional/ |
H A D | test_arm_integratorcp.py | 88 loc = np.where(result >= match_threshold)
|
/qemu/docs/specs/ |
H A D | sev-guest-firmware.rst | 109 This describes the guest RAM area where the hypervisor should inject the 118 This describes the guest RAM area where the hypervisor should install a
|
H A D | ppc-spapr-uv-hcalls.rst | 6 can be placed in a secured region where only an ultravisor running in firmware 9 where the guest's memory is relocated to this secured region, making its memory
|
/qemu/tests/qemu-iotests/ |
H A D | 029 | 53 echo Test loading internal snapshots where the L1 table of the snapshot
|
H A D | 029.out | 3 Test loading internal snapshots where the L1 table of the snapshot
|
/qemu/docs/interop/ |
H A D | live-block-operations.rst | 150 ``node-name`` (where possible, because ``block-commit`` does not yet, as 175 out where appropriate) when discussing various primitives:: 254 into it (where live QEMU writes go to):: 276 streaming" of [B] into [C], the resulting image chain will be (where 286 active layer, where 'node-D' is the current active image (by default 299 For `Case-2`_, merge contents of the images [B] and [C] into [D], where 305 images [B] into [C], where [C] ends up referring to [A] as its backing 333 image in a disk image chain where live QEMU will be writing to, into the 337 Again, starting afresh with our example disk image chain, where live 347 chain is the following, where image [C] is adjusted to point at [A] [all …]
|