Home
last modified time | relevance | path

Searched refs:ttb (Results 1 – 8 of 8) sorted by relevance

/qemu/tests/tcg/aarch64/system/
H A Dboot.S94 adrp x0, ttb
95 add x0, x0, :lo12:ttb
241 ttb: label
/qemu/tests/tcg/arm/system/
H A Dboot.S118 ldr r0, =ttb
167 ldr r0, =ttb
309 ttb: label
/qemu/include/hw/arm/
H A Dsmmu-common.h71 uint64_t ttb; /* TT base address */ member
/qemu/hw/arm/
H A Dsmmuv3.c779 tt->ttb = CD_TTB(cd, i); in decode_cd()
781 if (tt->ttb & ~(MAKE_64BIT_MASK(0, cfg->oas))) { in decode_cd()
787 status = smmuv3_do_translate(s, tt->ttb, cfg, event, IOMMU_RO, in decode_cd()
797 tt->ttb = CACHED_ENTRY_TO_ADDR(entry, tt->ttb); in decode_cd()
801 trace_smmuv3_decode_cd_tt(i, tt->tsz, tt->ttb, tt->granule_sz, tt->had); in decode_cd()
H A Dtrace-events53 …mmuv3_decode_cd_tt(int i, uint32_t tsz, uint64_t ttb, uint32_t granule_sz, bool had) "TT[%d]:tsz:%…
H A Dsmmu-common.c477 baseaddr = extract64(tt->ttb, 0, cfg->oas); in smmu_ptw_64_s1()
/qemu/target/sh4/
H A Dcpu.h182 uint32_t ttb; /* translation table base register */ member
/qemu/hw/sh4/
H A Dsh7750.c238 return s->cpu->env.ttb; in sh7750_mem_readl()
390 s->cpu->env.ttb = mem_value; in sh7750_mem_writel()