Home
last modified time | relevance | path

Searched refs:tcg_target_ulong (Results 1 – 10 of 10) sorted by relevance

/qemu/include/tcg/
H A Dtcg-ldst.h29 tcg_target_ulong helper_ldub_mmu(CPUArchState *env, uint64_t addr,
31 tcg_target_ulong helper_lduw_mmu(CPUArchState *env, uint64_t addr,
33 tcg_target_ulong helper_ldul_mmu(CPUArchState *env, uint64_t addr,
41 tcg_target_ulong helper_ldsb_mmu(CPUArchState *env, uint64_t addr,
43 tcg_target_ulong helper_ldsw_mmu(CPUArchState *env, uint64_t addr,
45 tcg_target_ulong helper_ldsl_mmu(CPUArchState *env, uint64_t addr,
H A Dtcg.h48 typedef uint32_t tcg_target_ulong; typedef
53 typedef uint64_t tcg_target_ulong; typedef
180 typedef tcg_target_ulong TCGArg;
/qemu/accel/tcg/
H A Dldst_common.c.inc15 tcg_target_ulong helper_ldub_mmu(CPUArchState *env, uint64_t addr,
22 tcg_target_ulong helper_lduw_mmu(CPUArchState *env, uint64_t addr,
29 tcg_target_ulong helper_ldul_mmu(CPUArchState *env, uint64_t addr,
48 tcg_target_ulong helper_ldsb_mmu(CPUArchState *env, uint64_t addr,
54 tcg_target_ulong helper_ldsw_mmu(CPUArchState *env, uint64_t addr,
60 tcg_target_ulong helper_ldsl_mmu(CPUArchState *env, uint64_t addr,
H A Dtranslate-all.c404 const tcg_target_ulong *rx_data_gen_ptr; in tb_gen_code()
453 for (i = 0; i < data_size / sizeof(tcg_target_ulong); i++) { in tb_gen_code()
454 if (sizeof(tcg_target_ulong) == 8) { in tb_gen_code()
458 } else if (sizeof(tcg_target_ulong) == 4) { in tb_gen_code()
/qemu/tcg/
H A Dtci.c46 static void tci_write_reg64(tcg_target_ulong *regs, uint32_t high_index, in tci_write_reg64()
106 static void tci_args_ri(uint32_t insn, TCGReg *r0, tcg_target_ulong *i1) in tci_args_ri()
338 tcg_target_ulong regs[TCG_TARGET_NB_REGS]; in tcg_qemu_tb_exec()
343 regs[TCG_AREG0] = (tcg_target_ulong)env; in tcg_qemu_tb_exec()
351 tcg_target_ulong t1; in tcg_qemu_tb_exec()
449 regs[r0] = *(tcg_target_ulong *)ptr; in tcg_qemu_tb_exec()
480 regs[r0] = *(tcg_target_ulong *)ptr; in tcg_qemu_tb_exec()
495 *(tcg_target_ulong *)ptr = regs[r0]; in tcg_qemu_tb_exec()
883 tcg_target_ulong i1; in print_insn_tci()
H A Dtcg.c671 tcg_target_ulong data[];
678 + sizeof(tcg_target_ulong) * nlong); in new_pool_alloc()
700 if (memcmp(n->data, i->data, sizeof(tcg_target_ulong) * nlong) >= 0) { in new_pool_insert()
710 static void new_pool_label(TCGContext *s, tcg_target_ulong d, int rtype, in new_pool_label()
721 intptr_t addend, tcg_target_ulong d0, in new_pool_l2()
722 tcg_target_ulong d1) in new_pool_l2()
733 intptr_t addend, tcg_target_ulong d0, in new_pool_l4()
734 tcg_target_ulong d1, tcg_target_ulong d2, in new_pool_l4()
735 tcg_target_ulong d3) in new_pool_l4()
748 intptr_t addend, tcg_target_ulong d0, in new_pool_l8()
[all …]
H A Doptimize.c852 tcg_target_ulong blv = arg_info(bl)->val; in do_constant_folding_cond2()
853 tcg_target_ulong bhv = arg_info(bh)->val; in do_constant_folding_cond2()
857 tcg_target_ulong alv = arg_info(al)->val; in do_constant_folding_cond2()
858 tcg_target_ulong ahv = arg_info(ah)->val; in do_constant_folding_cond2()
/qemu/docs/devel/
H A Dcontrol-flow-integrity.rst105 static inline tcg_target_ulong cpu_tb_exec(CPUState *cpu, TranslationBlock *itb)
H A Dloads-stores.rst311 value to the size of a host general register (``tcg_target_ulong``).
/qemu/tcg/s390x/
H A Dtcg-target.c.inc933 tcg_target_ulong uval = sval;