Home
last modified time | relevance | path

Searched refs:tcg_gen_sar_tl (Results 1 – 10 of 10) sorted by relevance

/qemu/target/loongarch/tcg/insn_trans/
H A Dtrans_shift.c.inc24 tcg_gen_sar_tl(dest, src1, t0);
45 tcg_gen_sar_tl(dest, src1, t0);
/qemu/include/tcg/
H A Dtcg-op.h207 #define tcg_gen_sar_tl tcg_gen_sar_i64 macro
328 #define tcg_gen_sar_tl tcg_gen_sar_i32
/qemu/target/riscv/insn_trans/
H A Dtrans_rvi.c.inc793 tcg_gen_sar_tl(h1, src1h, rs);
805 return gen_shift(ctx, a, EXT_SIGN, tcg_gen_sar_tl, gen_sra_i128);
904 return gen_shift(ctx, a, EXT_SIGN, tcg_gen_sar_tl, NULL);
925 return gen_shift(ctx, a, EXT_SIGN, tcg_gen_sar_tl, NULL);
/qemu/target/mips/tcg/
H A Dmxu_translate.c1914 tcg_gen_sar_tl(t0, t0, t2); in gen_mxu_d32sxxv()
1915 tcg_gen_sar_tl(t1, t1, t2); in gen_mxu_d32sxxv()
1962 tcg_gen_sar_tl(t0, t0, t2); in gen_mxu_d32sarl()
1963 tcg_gen_sar_tl(t1, t1, t2); in gen_mxu_d32sarl()
2081 tcg_gen_sar_tl(t0, t0, t5); in gen_mxu_q16sxxv()
2082 tcg_gen_sar_tl(t1, t1, t5); in gen_mxu_q16sxxv()
2083 tcg_gen_sar_tl(t2, t2, t5); in gen_mxu_q16sxxv()
2084 tcg_gen_sar_tl(t3, t3, t5); in gen_mxu_q16sxxv()
H A Dtranslate.c2834 tcg_gen_sar_tl(cpu_gpr[rd], t1, t0); in gen_shift()
2861 tcg_gen_sar_tl(cpu_gpr[rd], t1, t0); in gen_shift()
/qemu/target/hexagon/
H A Dgenptr.c1015 tcg_gen_sar_tl(dst_sar, tmp, sh32); in gen_shl_sat()
1033 tcg_gen_sar_tl(dst, src, tmp); in gen_sar()
/qemu/target/openrisc/
H A Dtranslate.c478 tcg_gen_sar_tl(cpu_R(dc, a->d), cpu_R(dc, a->a), cpu_R(dc, a->b)); in trans_l_sra()
/qemu/target/i386/tcg/
H A Demit.c.inc3834 tcg_gen_sar_tl(decode->cc_src, s->T0, decode->cc_src);
3835 tcg_gen_sar_tl(s->T0, s->T0, count);
3850 tcg_gen_sar_tl(s->T0, s->T0, s->T1);
/qemu/target/sparc/
H A Dtranslate.c4147 tcg_gen_sar_tl(dst, src1, src2); in do_shift_r()
/qemu/target/tricore/
H A Dtranslate.c7825 tcg_gen_sar_tl(cpu_gpr_d[r4], cpu_gpr_d[r4], tmp_width); in decode_rrrr_extract_insert()