Searched refs:smstateen_acc_ok (Results 1 – 5 of 5) sorted by relevance
/qemu/target/riscv/ |
H A D | zce_helper.c | 28 RISCVException ret = smstateen_acc_ok(env, 0, SMSTATEEN0_JVT); in HELPER()
|
H A D | csr.c | 50 RISCVException smstateen_acc_ok(CPURISCVState *env, int index, uint64_t bit) in smstateen_acc_ok() function 91 return smstateen_acc_ok(env, 0, SMSTATEEN0_FCSR); in fs() 182 RISCVException ret = smstateen_acc_ok(env, 0, SMSTATEEN0_JVT); in zcmt() 362 ret = smstateen_acc_ok(env, 0, SMSTATEEN0_IMSIC); in aia_smode() 364 ret = smstateen_acc_ok(env, 0, SMSTATEEN0_AIA); in aia_smode() 382 ret = smstateen_acc_ok(env, 0, SMSTATEEN0_AIA); in aia_smode32() 679 RISCVException ret = smstateen_acc_ok(env, 0, SMSTATEEN0_CTR); in ctr_smode() 697 ret = smstateen_acc_ok(env, 0, SMSTATEEN0_IMSIC); in aia_hmode() 699 ret = smstateen_acc_ok(env, 0, SMSTATEEN0_AIA); in aia_hmode() 717 ret = smstateen_acc_ok(env, 0, SMSTATEEN0_AIA); in aia_hmode32() [all …]
|
H A D | op_helper.c | 504 RISCVException ret = smstateen_acc_ok(env, 0, SMSTATEEN0_CTR); in helper_ctr_clear()
|
H A D | cpu.h | 639 RISCVException smstateen_acc_ok(CPURISCVState *env, int index, uint64_t bit);
|
/qemu/target/riscv/tcg/ |
H A D | tcg-cpu.c | 176 fs = (smstateen_acc_ok(env, 0, SMSTATEEN0_FCSR) == RISCV_EXCP_NONE) in riscv_get_tb_cpu_state()
|