Searched refs:slpte (Results 1 – 2 of 2) sorted by relevance
| /qemu/hw/i386/ |
| H A D | intel_iommu.c | 1142 static bool vtd_slpte_nonzero_rsvd(uint64_t slpte, uint32_t level) in vtd_slpte_nonzero_rsvd() argument
1158 (slpte & VTD_PT_PAGE_SIZE_MASK)) { in vtd_slpte_nonzero_rsvd()
1165 return slpte & rsvd_mask; in vtd_slpte_nonzero_rsvd()
1180 uint64_t slpte; in vtd_iova_to_slpte() local
1194 slpte = vtd_get_pte(addr, offset); in vtd_iova_to_slpte()
1196 if (slpte == (uint64_t)-1) { in vtd_iova_to_slpte()
1207 *reads = (*reads) && (slpte & VTD_SL_R); in vtd_iova_to_slpte()
1208 *writes = (*writes) && (slpte & VTD_SL_W); in vtd_iova_to_slpte()
1209 if (!(slpte & access_right_check)) { in vtd_iova_to_slpte()
1214 slpte, is_write, pasid); in vtd_iova_to_slpte()
[all …]
|
| H A D | trace-events | 29 …int16_t sid, uint64_t addr, uint64_t slpte, uint16_t domain) "IOTLB page hit sid 0x%"PRIx16" iova …
30 …nt16_t sid, uint64_t addr, uint64_t slpte, uint16_t domain) "IOTLB page update sid 0x%"PRIx16" iov…
|