Home
last modified time | relevance | path

Searched refs:pend (Results 1 – 10 of 10) sorted by relevance

/qemu/hw/intc/
H A Darm_gicv3.c69 uint32_t pend, grpmask; in gicd_int_pending() local
78 pend = pending | (~edge_trigger & level); in gicd_int_pending()
79 pend &= enable; in gicd_int_pending()
80 pend &= ~active; in gicd_int_pending()
96 pend &= grpmask; in gicd_int_pending()
98 return pend; in gicd_int_pending()
114 uint32_t pend, grpmask, grpmod; in gicr_int_pending() local
116 pend = cs->gicr_ipendr0 | (~cs->edge_trigger & cs->level); in gicr_int_pending()
117 pend &= cs->gicr_ienabler0; in gicr_int_pending()
118 pend &= ~cs->gicr_iactiver0; in gicr_int_pending()
[all …]
H A Darm_gicv3_redist.c155 uint8_t pend; in update_for_all_lpis() local
163 address_space_read(as, ptbase + i, MEMTXATTRS_UNSPECIFIED, &pend, 1); in update_for_all_lpis()
164 while (pend) { in update_for_all_lpis()
165 bit = ctz32(pend); in update_for_all_lpis()
167 pend &= ~(1 << bit); in update_for_all_lpis()
188 uint8_t pend; in set_pending_table_bit() local
190 address_space_read(as, addr, MEMTXATTRS_UNSPECIFIED, &pend, 1); in set_pending_table_bit()
191 if (extract32(pend, irq % 8, 1) == level) { in set_pending_table_bit()
195 pend = deposit32(pend, irq % 8, 1, level ? 1 : 0); in set_pending_table_bit()
196 address_space_write(as, addr, MEMTXATTRS_UNSPECIFIED, &pend, 1); in set_pending_table_bit()
H A Dmips_gic.c45 ored_level |= (gic->vps[vp].pend & GIC_VP_MASK_CMP_MSK) >> in mips_gic_set_vp_irq()
97 return gic->vps[vp_index].pend; in gic_read_vp()
200 gic->vps[vp_index].pend |= (1 << GIC_LOCAL_INT_COMPARE); in gic_timer_expire_cb()
201 if (gic->vps[vp_index].pend & in gic_timer_expire_cb()
215 gic->vps[vp_index].pend &= ~(1 << GIC_LOCAL_INT_COMPARE); in gic_timer_store_vp_compare()
367 gic->vps[i].pend = 0x0; in gic_reset()
H A Dgrlib_irqmp.c98 uint32_t pend = (state->pending | state->force[i]) & state->mask[i]; in grlib_irqmp_check_irqs() local
99 uint32_t level0 = pend & ~state->level; in grlib_irqmp_check_irqs()
100 uint32_t level1 = pend & state->level; in grlib_irqmp_check_irqs()
H A Driscv_imsic.c152 uint32_t num, bool pend, target_ulong *val, in riscv_imsic_eix_rmw() argument
157 uint32_t state = (pend) ? IMSIC_EISTATE_PENDING : IMSIC_EISTATE_ENABLED; in riscv_imsic_eix_rmw()
H A Dtrace-events49 grlib_irqmp_check_irqs(uint32_t pend, uint32_t force, uint32_t mask, uint32_t lvl1, uint32_t lvl2) …
/qemu/hw/misc/
H A Dstm32l4x5_exti.c204 const uint32_t pend = set & ~s->swier[bank] & s->imr[bank] & in stm32l4x5_exti_write() local
207 s->pr[bank] |= pend; in stm32l4x5_exti_write()
209 if (extract32(pend, i, 1)) { in stm32l4x5_exti_write()
/qemu/hw/core/
H A Dloader-fit.c120 int cfg, void *opaque, hwaddr *pend, in fit_load_kernel() argument
162 if (pend) { in fit_load_kernel()
163 *pend = load_addr + sz; in fit_load_kernel()
/qemu/include/hw/intc/
H A Dmips_gic.h193 uint32_t pend; member
/qemu/tcg/
H A Dregion.c329 static void tcg_region_bounds(size_t curr_region, void **pstart, void **pend) in tcg_region_bounds() argument
345 *pend = end; in tcg_region_bounds()