Home
last modified time | relevance | path

Searched refs:msix (Results 1 – 22 of 22) sorted by relevance

/qemu/hw/xen/
H A Dxen_pt_msi.c135 table_base = s->msix->table_base; in msi_msix_setup()
173 table_addr = s->msix->mmio_base_addr; in msi_msix_update()
314 if (!s->msix) { in msix_set_enable()
318 return msi_msix_enable(s, s->msix->ctrl_offset, PCI_MSIX_FLAGS_ENABLE, in msix_set_enable()
329 if (entry_nr < 0 || entry_nr >= s->msix->total_entries) { in xen_pt_msix_update_one()
333 entry = &s->msix->msix_entry[entry_nr]; in xen_pt_msix_update_one()
347 if (pirq == XEN_PT_UNASSIGNED_PIRQ || s->msix->maskall || in xen_pt_msix_update_one()
376 XenPTMSIX *msix = s->msix; in xen_pt_msix_update() local
379 for (i = 0; i < msix->total_entries; i++) { in xen_pt_msix_update()
380 xen_pt_msix_update_one(s, i, msix->msix_entry[i].latch(VECTOR_CTRL)); in xen_pt_msix_update()
[all …]
H A Dxen_pt.h247 XenPTMSIX *msix; member
341 return s->msix && s->msix->bar_index == bar; in xen_pt_has_msix_mapping()
H A Dxen_pt.c605 if (bar == -1 && (!s->msix || &s->msix->mmio != mr)) { in xen_pt_region_update()
609 if (s->msix && &s->msix->mmio == mr) { in xen_pt_region_update()
611 s->msix->mmio_base_addr = sec->offset_within_address_space; in xen_pt_region_update()
612 rc = xen_pt_msix_update_remap(s, s->msix->bar_index); in xen_pt_region_update()
734 if (s->msix) { in xen_pt_destroy()
H A Dxen_pt_config_init.c1484 s->msix->ctrl_offset = real_offset; in xen_pt_msixctrl_reg_init()
1510 } else if (!(*val & PCI_MSIX_FLAGS_ENABLE) && s->msix->enabled) { in xen_pt_msixctrl_reg_write()
1514 s->msix->maskall = *val & PCI_MSIX_FLAGS_MASKALL; in xen_pt_msixctrl_reg_write()
1516 debug_msix_enabled_old = s->msix->enabled; in xen_pt_msixctrl_reg_write()
1517 s->msix->enabled = !!(*val & PCI_MSIX_FLAGS_ENABLE); in xen_pt_msixctrl_reg_write()
1518 if (s->msix->enabled != debug_msix_enabled_old) { in xen_pt_msixctrl_reg_write()
1520 s->msix->enabled ? "enable" : "disable"); in xen_pt_msixctrl_reg_write()
2103 if (s->msix) { in xen_pt_config_delete()
/qemu/hw/vfio/
H A Dpci.c28 #include "hw/pci/msix.h"
361 set_bit(nr, vdev->msix->pending); in vfio_msi_interrupt()
402 static int vfio_enable_vectors(VFIOPCIDevice *vdev, bool msix) in vfio_enable_vectors() argument
417 if (msix && !vdev->msix->noresize) { in vfio_enable_vectors()
430 irq_set->index = msix ? VFIO_PCI_MSIX_IRQ_INDEX : VFIO_PCI_MSI_IRQ_INDEX; in vfio_enable_vectors()
446 (msix && msix_is_masked(&vdev->pdev, i))) { in vfio_enable_vectors()
464 int vector_n, bool msix) in vfio_add_kvm_msi_virq() argument
466 if ((msix && vdev->no_kvm_msix) || (!msix in vfio_add_kvm_msi_virq()
1591 VFIOMSIXInfo *msix; vfio_msix_early_setup() local
[all...]
H A Dpci.h144 VFIOMSIXInfo *msix; member
/qemu/hw/net/
H A Digbvf.c59 MemoryRegion msix; member
256 memory_region_init(&s->msix, OBJECT(dev), "igbvf-msix", IGBVF_MSIX_SIZE); in igbvf_pci_realize()
257 pcie_sriov_vf_register_bar(dev, IGBVF_MSIX_BAR_IDX, &s->msix); in igbvf_pci_realize()
259 ret = msix_init(dev, IGBVF_MSIX_VEC_NUM, &s->msix, IGBVF_MSIX_BAR_IDX, 0, in igbvf_pci_realize()
260 &s->msix, IGBVF_MSIX_BAR_IDX, 0x2000, 0x70, errp); in igbvf_pci_realize()
299 msix_uninit(dev, &s->msix, &s->msix); in igbvf_pci_uninit()
H A Digb.c76 MemoryRegion msix; member
298 &s->msix, in igb_init_msix()
300 &s->msix, in igb_init_msix()
317 msix_uninit(PCI_DEVICE(s), &s->msix, &s->msix); in igb_cleanup_msix()
414 memory_region_init(&s->msix, OBJECT(s), "igb-msix", in igb_pci_realize()
417 PCI_BASE_ADDRESS_MEM_TYPE_64, &s->msix); in igb_pci_realize()
H A De1000e.c70 MemoryRegion msix; member
293 &s->msix, in e1000e_init_msix()
295 &s->msix, in e1000e_init_msix()
311 msix_uninit(PCI_DEVICE(s), &s->msix, &s->msix); in e1000e_cleanup_msix()
453 memory_region_init(&s->msix, OBJECT(s), "e1000e-msix", in e1000e_pci_realize()
456 PCI_BASE_ADDRESS_SPACE_MEMORY, &s->msix); in e1000e_pci_realize()
H A Digb_core.c2366 bool msix = !!(core->mac[GPIE] & E1000_GPIE_MSIX_MODE); in igb_set_eics() local
2367 uint32_t mask = msix ? E1000_EICR_MSIX_MASK : E1000_EICR_LEGACY_MASK; in igb_set_eics()
2369 trace_igb_irq_write_eics(val, msix); in igb_set_eics()
2375 bool msix = !!(core->mac[GPIE] & E1000_GPIE_MSIX_MODE); in igb_set_eims() local
2376 uint32_t mask = msix ? E1000_EICR_MSIX_MASK : E1000_EICR_LEGACY_MASK; in igb_set_eims()
2378 trace_igb_irq_write_eims(val, msix); in igb_set_eims()
2487 bool msix = !!(core->mac[GPIE] & E1000_GPIE_MSIX_MODE); in igb_set_eimc() local
2488 uint32_t mask = msix ? E1000_EICR_MSIX_MASK : E1000_EICR_LEGACY_MASK; in igb_set_eimc()
2490 trace_igb_irq_write_eimc(val, msix); in igb_set_eimc()
2498 bool msix = !!(core->mac[GPIE] & E1000_GPIE_MSIX_MODE); in igb_set_eiac() local
[all …]
H A Dtrace-events290 igb_irq_write_eics(uint32_t val, bool msix) "Update EICS: 0x%x MSI-X: %d"
291 igb_irq_write_eims(uint32_t val, bool msix) "Update EIMS: 0x%x MSI-X: %d"
292 igb_irq_write_eimc(uint32_t val, bool msix) "Update EIMC: 0x%x MSI-X: %d"
294 igb_irq_write_eiam(uint32_t val, bool msix) "Update EIAM: 0x%x MSI-X: %d"
295 igb_irq_write_eicr(uint32_t val, bool msix) "Update EICR: 0x%x MSI-X: %d"
/qemu/hw/usb/
H A Dhcd-xhci-pci.c175 if (s->msix != ON_OFF_AUTO_OFF) { in usb_xhci_pci_realize()
221 DEFINE_PROP_ON_OFF_AUTO("msix", XHCIPciState, msix, ON_OFF_AUTO_AUTO),
273 s->msix = ON_OFF_AUTO_AUTO; in qemu_xhci_instance_init()
H A Dhcd-xhci-pci.h42 OnOffAuto msix; member
/qemu/hw/pci/
H A Dmeson.build4 'msix.c',
H A Dtrace-events18 # msix.c
/qemu/hw/s390x/
H A Ds390-pci-bus.c924 pbdev->msix.table_bar = table & PCI_MSIX_FLAGS_BIRMASK; in s390_pci_msix_init()
925 pbdev->msix.table_offset = table & ~PCI_MSIX_FLAGS_BIRMASK; in s390_pci_msix_init()
926 pbdev->msix.pba_bar = pba & PCI_MSIX_FLAGS_BIRMASK; in s390_pci_msix_init()
927 pbdev->msix.pba_offset = pba & ~PCI_MSIX_FLAGS_BIRMASK; in s390_pci_msix_init()
928 pbdev->msix.entries = (ctrl & PCI_MSIX_FLAGS_QSIZE) + 1; in s390_pci_msix_init()
943 if (pbdev->msix.entries == 0) { in s390_pci_msix_free()
/qemu/tests/qtest/
H A Divshmem-test.c106 static void setup_vm_cmd(IVState *s, const char *cmd, bool msix) in setup_vm_cmd() argument
124 if (msix) { in setup_vm_cmd()
H A Dvirtio-blk-test.c463 static void msix(void *obj, void *u_data, QGuestAllocator *t_alloc) in msix() function
800 qos_add_test("msix", "virtio-blk-pci", msix, &opts); in register_virtio_blk_test()
/qemu/docs/devel/migration/
H A Dvirtio.rst18 transport specific state (msix vectors, indicators, ...)
/qemu/include/hw/s390x/
H A Ds390-pci-bus.h354 S390MsixInfo msix; member
/qemu/hw/scsi/
H A Dmegasas.c99 OnOffAuto msix; member
161 return s->msix != ON_OFF_AUTO_OFF; in megasas_use_msix()
2390 s->msix = ON_OFF_AUTO_OFF; in megasas_scsi_realize()
2458 DEFINE_PROP_ON_OFF_AUTO("msix", MegasasState, msix, ON_OFF_AUTO_AUTO),
2471 DEFINE_PROP_ON_OFF_AUTO("msix", MegasasState, msix, ON_OFF_AUTO_AUTO),
/qemu/hw/ppc/
H A Dspapr_pci.c246 static void spapr_msi_setmsg(PCIDevice *pdev, hwaddr addr, bool msix, in spapr_msi_setmsg() argument
252 if (!msix) { in spapr_msi_setmsg()