Home
last modified time | relevance | path

Searched refs:mie (Results 1 – 5 of 5) sorted by relevance

/qemu/target/riscv/
H A Dcpu_helper.c432 return (env->mip | vsgein | vstip) & env->mie; in riscv_cpu_all_pending()
471 uint64_t irqs, pending, mie, hsie, vsie, irqs_f, irqs_f_vs; in riscv_cpu_local_irq_pending() local
489 mie = 1; in riscv_cpu_local_irq_pending()
494 mie = (env->priv < PRV_M) || in riscv_cpu_local_irq_pending()
505 irqs = pending & ~env->mideleg & -mie; in riscv_cpu_local_irq_pending()
H A Dmachine.c431 VMSTATE_UINT64(env.mie, RISCVCPU),
H A Dcpu.h285 uint64_t mie; member
H A Dcsr.c2248 *ret_val = env->mie; in rmw_mie64()
2251 env->mie = (env->mie & ~mask) | (new_val & mask); in rmw_mie64()
2254 env->mie &= ~((uint64_t)HS_MODE_INTERRUPTS); in rmw_mie64()
4394 vseip = env->mie & (env->mip | vsgein) & MIP_VSEIP; in read_vstopi()
/qemu/target/riscv/kvm/
H A Dkvm-cpu.c246 KVM_CSR_CFG("sie", mie, RISCV_CSR_REG(sie)),
697 env->mie = 0; in kvm_riscv_reset_regs_csr()