Home
last modified time | relevance | path

Searched refs:lsr (Results 1 – 9 of 9) sorted by relevance

/qemu/hw/char/
H A Dserial.c114 s->lsr |= UART_LSR_OE; in recv_fifo_put()
122 if ((s->ier & UART_IER_RLSI) && (s->lsr & UART_LSR_INT_ANY)) { in serial_update_irq()
129 } else if ((s->ier & UART_IER_RDI) && (s->lsr & UART_LSR_DR) && in serial_update_irq()
235 assert(!(s->lsr & UART_LSR_TEMT)); in serial_xmit()
237 assert(!(s->lsr & UART_LSR_THRE)); in serial_xmit()
243 s->lsr |= UART_LSR_THRE; in serial_xmit()
247 s->lsr |= UART_LSR_THRE; in serial_xmit()
249 if ((s->lsr & UART_LSR_THRE) && !s->thr_ipending) { in serial_xmit()
278 } while (!(s->lsr & UART_LSR_THRE)); in serial_xmit()
281 s->lsr |= UART_LSR_TEMT; in serial_xmit()
[all …]
/qemu/tests/tcg/aarch64/system/
H A Dboot.S108 add x2, x0, x1, lsr #(30 - 3) /* offset in l1 page table */
122 add x2, x0, x4, lsr #(21 - 3) /* offset in l2 page table */
132 add x2, x0, x4, lsr #(21 - 3) /* offset in l2 page table */
142 add x2, x0, x4, lsr #(21 - 3)
/qemu/tests/tcg/arm/system/
H A Dboot.S128 lsr r4, r2, #(20 - 2)
139 lsr r4, r2, #(20 - 2)
/qemu/tests/tcg/hexagon/
H A Dtest_lsr.S15 r0 &= lsr(r1, r2)
H A Dhvx_histogram_row.S31 { r2 = lsr(r2, #7) /* size / VLEN */
/qemu/include/hw/char/
H A Dserial.h47 uint8_t lsr; /* read only */ member
/qemu/target/hexagon/imported/
H A Dshift.idef45 Q6INSN(S2_lsr_r_##TAGEND,#REGD "32" #ACC "=lsr(" #REGS "32,Rt32)" #SATOPT,ATTRIBS(ATTRS), \
102 Q6INSN(S2_lsr_i_##TAGEND,#REGD "32" #ACC "=lsr(" #REGS "32,#u" #SIZE ")" #SATOPT,ATTRIBS(ATTRS), \
126 Q6INSN(S2_lsr_i_##TAGEND,#REGD "32" #ACC "=lsr(" #REGS "32,#u" #SIZE ")" #SATOPT,ATTRIBS(), \
192 SHIFTOPI(lsr_ri,"lsr(Rx32,#U5)",(((unsigned int)RxV)>>UiV))
H A Dencode_pp.def2126 OP_OPI_RI(lsr,"1")
/qemu/target/arm/tcg/
H A Dtranslate-sve.c1005 DO_ZPZW(LSR, lsr) in DO_ZPZW()
1054 DO_ZZW(LSR_zzw, lsr)