Home
last modified time | relevance | path

Searched refs:fractional (Results 1 – 7 of 7) sorted by relevance

/qemu/target/mips/tcg/
H A Dmxu_translate.c993 static void gen_mxu_d16mul(DisasContext *ctx, bool fractional, in gen_mxu_d16mul() argument
1041 if (fractional) { in gen_mxu_d16mul()
1097 static void gen_mxu_d16mac(DisasContext *ctx, bool fractional, in gen_mxu_d16mac() argument
1142 if (fractional) { in gen_mxu_d16mac()
1168 if (fractional) { in gen_mxu_d16mac()
/qemu/fpu/
H A Dsoftfloat-parts.c.inc1084 /* All fractional */
/qemu/qga/
H A Dqapi-schema.json1420 # time is reported. The value is in fractional seconds since
/qemu/docs/devel/
H A Dqapi-code-gen.rst120 ``int`` ``int64_t`` a JSON number without fractional part
/qemu/tcg/riscv/
H A Dtcg-target.c.inc3010 * For other fractional LMUL settings, implementations must
/qemu/qapi/
H A Dblock-core.json24 # @date-nsec: fractional part in nano seconds to be used with date-sec
28 # @vm-clock-nsec: fractional part in nano seconds to be used with
/qemu/target/riscv/insn_trans/
H A Dtrans_rvv.c.inc140 * If LMUL < 0, i.e. fractional LMUL, any vector register is allowed.