Home
last modified time | relevance | path

Searched refs:ff (Results 1 – 20 of 20) sorted by relevance

/qemu/tests/tcg/i386/
H A Dtest-mmx.c24 uint32_t ff; member
41 static void dump_mmx(int n, const uint64_t *r, int ff) in dump_mmx() argument
43 if (ff == 32) { in dump_mmx()
52 static void dump_xmm(const char *name, int n, const v2di *r, int ff) in dump_xmm() argument
56 if (ff == 32) { in dump_xmm()
64 static void dump_regs(reg_state *s, int ff) in dump_regs() argument
69 dump_mmx(i, &s->mm[i], ff); in dump_regs()
91 dump_xmm("xmm", i, &b->xmm[i], a->ff); in compare_state()
96 dump_xmm("mem", i, &a->mem[i], a->ff); in compare_state()
304 initF32.ff = 32; in main()
H A Dtest-avx.c17 uint32_t ff; member
35 static void dump_ymm(const char *name, int n, const v4di *r, int ff) in dump_ymm() argument
39 if (ff == 64) { in dump_ymm()
44 } else if (ff == 32) { in dump_ymm()
79 dump_ymm("ymm", i, &b->ymm[i], a->ff); in compare_state()
84 dump_ymm("mem", i, &a->mem[i], a->ff); in compare_state()
338 initF16.ff = 16; in main()
349 initF32.ff = 32; in main()
360 initF64.ff = 64; in main()
/qemu/target/loongarch/
H A Dinsns.decode30 &ff fd fj
79 @ff .... ........ ..... ..... fj:5 fd:5 &ff
348 fabs_s 0000 00010001 01000 00001 ..... ..... @ff
349 fabs_d 0000 00010001 01000 00010 ..... ..... @ff
350 fneg_s 0000 00010001 01000 00101 ..... ..... @ff
351 fneg_d 0000 00010001 01000 00110 ..... ..... @ff
352 fsqrt_s 0000 00010001 01000 10001 ..... ..... @ff
353 fsqrt_d 0000 00010001 01000 10010 ..... ..... @ff
354 frecip_s 0000 00010001 01000 10101 ..... ..... @ff
355 frecip_d 0000 00010001 01000 10110 ..... ..... @ff
[all …]
H A Ddisas.c467 INSN(fabs_s, ff) in INSN()
468 INSN(fabs_d, ff) in INSN()
469 INSN(fneg_s, ff) in INSN()
470 INSN(fneg_d, ff) in INSN()
471 INSN(flogb_s, ff) in INSN()
472 INSN(flogb_d, ff) in INSN()
473 INSN(fclass_s, ff) in INSN()
474 INSN(fclass_d, ff) in INSN()
475 INSN(fsqrt_s, ff) in INSN()
476 INSN(fsqrt_d, ff) in INSN()
[all …]
/qemu/tests/tcg/aarch64/
H A Dsysregs.c128 get_cpu_reg_check_mask(id_aa64isar1_el1, _m(00ff,f0ff,ffff,ffff)); in main()
129 get_cpu_reg_check_mask(SYS_ID_AA64ISAR2_EL1, _m(00ff,0000,00ff,ffff)); in main()
135 get_cpu_reg_check_mask(id_aa64pfr0_el1, _m(000f,000f,00ff,0011)); in main()
140 get_cpu_reg_check_mask(SYS_ID_AA64ZFR0_EL1, _m(0ff0,ff0f,0fff,00ff)); in main()
/qemu/hw/dma/
H A Di8257.c133 int ff; in i8257_getff() local
135 ff = d->flip_flop; in i8257_getff()
136 d->flip_flop = !ff; in i8257_getff()
137 return ff; in i8257_getff()
143 int ichan, nreg, iport, ff, val, dir; in i8257_read_chan() local
152 ff = i8257_getff(d); in i8257_read_chan()
159 return (val >> (d->dshift + (ff << 3))) & 0xff; in i8257_read_chan()
/qemu/docs/specs/
H A Dpci-ids.rst14 The 1000 -> 10ff device ID range is used as follows for virtio-pci devices.
43 1af4:10f0 to 1a4f:10ff
60 The 0000 -> 00ff device ID range is used as follows for QEMU-specific
H A Dppc-spapr-xive.rst222 CPU[0000]: OS 00 ff 00 00 ff 00 ff ff 80000400
224 CPU[0000]: PHYS 00 00 00 00 00 00 00 ff 00000000
H A Dstandard-vga.rst75 ``0000 - 03ff``
/qemu/tests/docker/
H A Ddocker.py547 ff, enabled = _check_binfmt_misc(args.executable)
553 if ff:
554 tmp_tar.add(args.executable, arcname=ff)
/qemu/target/arm/tcg/
H A Dsve.decode90 &rprr_gather_load rd pg rn rm esz msz u ff xs scale
91 &rpri_gather_load rd pg rn imm esz msz u ff
231 @rprr_g_load_u ....... .. . . rm:5 . u:1 ff:1 pg:3 rn:5 rd:5 \
233 @rprr_g_load_xs_u ....... .. xs:1 . rm:5 . u:1 ff:1 pg:3 rn:5 rd:5 \
235 @rprr_g_load_xs_u_sc ....... .. xs:1 scale:1 rm:5 . u:1 ff:1 pg:3 rn:5 rd:5 \
237 @rprr_g_load_xs_sc ....... .. xs:1 scale:1 rm:5 . . ff:1 pg:3 rn:5 rd:5 \
239 @rprr_g_load_u_sc ....... .. . scale:1 rm:5 . u:1 ff:1 pg:3 rn:5 rd:5 \
241 @rprr_g_load_sc ....... .. . scale:1 rm:5 . . ff:1 pg:3 rn:5 rd:5 \
243 @rpri_g_load ....... msz:2 .. imm:5 . u:1 ff:1 pg:3 rn:5 rd:5 \
1613 &rprr_gather_load xs=2 esz=3 scale=0 ff=0
[all …]
H A Dtranslate-sve.c5585 fn = gather_load_fn32[mte][be][a->ff][a->xs][a->u][a->msz]; in trans_LD1_zprz()
5588 fn = gather_load_fn64[mte][be][a->ff][a->xs][a->u][a->msz]; in trans_LD1_zprz()
5617 fn = gather_load_fn32[mte][be][a->ff][0][a->u][a->msz]; in trans_LD1_zpiz()
5620 fn = gather_load_fn64[mte][be][a->ff][2][a->u][a->msz]; in trans_LD1_zpiz()
/qemu/docs/system/s390x/
H A Dvfio-ap.rst192 ...... 05.00ff
196 ...... 06.00ff
674 05.00ff CEX5A Accelerator
682 06.00ff CEX5A Accelerator
720 access them. To secure the AP queues 05.0004, 05.0047, 05.00ab, 05.00ff,
721 06.0004, 06.0047, 06.00ab, and 06.00ff for use by the vfio_ap device driver,
729 This will result in AP queues 05.0004, 05.0047, 05.00ab, 05.00ff, 06.0004,
730 06.0047, 06.00ab, and 06.00ff getting bound to the vfio_ap device driver. The
740 ......... [05.00ff]
744 ......... [06.00ff]
H A Dvfio-ccw.rst68 0.0.1234 0.0.0007 3390/0e 3990/e9 f0 f0 ff 1a2a3a0a 00000000
/qemu/disas/
H A Dalpha.c604 #define OPR_(oo,ff) (OP(oo) | (((ff) & 0x7F) << 5)) argument
605 #define OPRL_(oo,ff) (OPR_((oo),(ff)) | 0x1000) argument
607 #define OPR(oo,ff) OPR_(oo,ff), OPR_MASK argument
608 #define OPRL(oo,ff) OPRL_(oo,ff), OPR_MASK argument
/qemu/tests/qemu-iotests/
H A D271.out19 L2 entry #0: 0x8000000000050000 00000000000003ff
21 L2 entry #0: 0x8000000000050000 00000000000103ff
23 L2 entry #0: 0x8000000000050000 00000000800103ff
61 L2 entry #0: 0x8000000000050000 00000000000003ff
63 L2 entry #0: 0x8000000000050000 00000000000103ff
65 L2 entry #0: 0x8000000000050000 00000000800103ff
/qemu/docs/
H A Dpcie.txt288 Capabilities: [140] Device Serial Number 7c-7a-91-ff-ff-90-db-20
/qemu/docs/interop/
H A Dprl-xml.rst182 ``{5fbaabe3-6958-40ff-92a7-860e329aab41}``. If ``TopGUID`` is defined,
/qemu/target/m68k/
H A Dtranslate.c5897 BASE(undef, 60ff, f0ff); /* All long branches. */ in register_m68k_insns()
5898 INSN(branch, 60ff, f0ff, CF_ISA_B); in register_m68k_insns()
5899 INSN(undef, 60ff, ffff, CF_ISA_B); /* bra.l */ in register_m68k_insns()
5900 INSN(branch, 60ff, ffff, BRAL); in register_m68k_insns()
5901 INSN(branch, 60ff, f0ff, BCCL); in register_m68k_insns()
/qemu/target/s390x/tcg/
H A Dtranslate.c4710 TCGv_i32 ff = tcg_constant_i32(0xff); in op_ts() local
4713 tcg_gen_atomic_xchg_i32(t1, o->in2, ff, get_mem_index(s), MO_UB); in op_ts()