Home
last modified time | relevance | path

Searched refs:T3 (Results 1 – 6 of 6) sorted by relevance

/qemu/include/exec/
H A Dhelper-info.c.inc40 #define DEF_HELPER_FLAGS_3(NAME, FLAGS, RET, T1, T2, T3) \
45 | dh_typemask(T2, 2) | dh_typemask(T3, 3) \
48 #define DEF_HELPER_FLAGS_4(NAME, FLAGS, RET, T1, T2, T3, T4) \
53 | dh_typemask(T2, 2) | dh_typemask(T3, 3) \
57 #define DEF_HELPER_FLAGS_5(NAME, FLAGS, RET, T1, T2, T3, T4, T5) \
62 | dh_typemask(T2, 2) | dh_typemask(T3, 3) \
66 #define DEF_HELPER_FLAGS_6(NAME, FLAGS, RET, T1, T2, T3, T4, T5, T6) \
71 | dh_typemask(T2, 2) | dh_typemask(T3, 3) \
76 #define DEF_HELPER_FLAGS_7(NAME, FLAGS, RET, T1, T2, T3, T4, T5, T6, T7) \
81 | dh_typemask(T2, 2) | dh_typemask(T3, 3) \
/qemu/disas/
H A Dmips.c1189 #define T3 INSN_3900 macro
1198 #define G1 (T3 \
1201 #define G2 (T3 \
2020 {"bc1fl", "p", 0x45020000, 0xffff0000, CBL|RD_CC|FP_S, 0, I2|T3 },
2024 {"bc1tl", "p", 0x45030000, 0xffff0000, CBL|RD_CC|FP_S, 0, I2|T3 },
2029 {"beqzl", "s,p", 0x50000000, 0xfc1f0000, CBL|RD_s, 0, I2|T3 },
2032 {"beql", "s,t,p", 0x50000000, 0xfc000000, CBL|RD_s|RD_t, 0, I2|T3 },
2033 {"beql", "s,I,p", 0, (int) M_BEQL_I, INSN_MACRO, 0, I2|T3 },
2036 {"bgel", "s,t,p", 0, (int) M_BGEL, INSN_MACRO, 0, I2|T3 },
2037 {"bgel", "s,I,p", 0, (int) M_BGEL_I, INSN_MACRO, 0, I2|T3 },
[all …]
/qemu/target/loongarch/tcg/
H A Dvec_helper.c1352 #define SSRLNS(NAME, T1, T2, T3) \ argument
1361 T3 mask; \
1446 #define SSRLNU(E, T1, T2, T3) \ argument
1447 static T1 do_ssrlnu_ ## E(T3 e2, int sa, int sh) \
1492 #define SSRANU(E, T1, T2, T3) \ argument
1493 static T1 do_ssranu_ ## E(T3 e2, int sa, int sh) \
1793 #define SSRLRNS(E1, E2, T1, T2, T3) \ argument
1881 #define SSRLRNU(E1, E2, T1, T2, T3) \ argument
1882 static T1 do_ssrlrnu_ ## E1(T3 e2, int sa, int sh) \
1925 #define SSRARNU(E1, E2, T1, T2, T3) \ argument
[all …]
/qemu/target/arm/tcg/
H A Dt32.decode509 PLI 1111 1001 -001 1111 1111 ------------ # (literal T3)
H A Dmve.decode699 # encodings T1, T2, T3 and the fc bits. These include VPT, which is
/qemu/tcg/sparc64/
H A Dtcg-target.c.inc82 /* Define some temporary registers. T3 is used for constant generation. */