Home
last modified time | relevance | path

Searched refs:SMSTATEEN0_P1P13 (Results 1 – 2 of 2) sorted by relevance

/qemu/target/riscv/
H A Dcpu_bits.h359 #define SMSTATEEN0_P1P13 (1ULL << 56) macro
H A Dcsr.c3415 wr_mask |= SMSTATEEN0_P1P13; in write_mstateen0()
3471 wr_mask |= SMSTATEEN0_P1P13; in write_mstateen0h()
4553 ret = smstateen_acc_ok(env, 0, SMSTATEEN0_P1P13); in read_hedelegh()
4567 ret = smstateen_acc_ok(env, 0, SMSTATEEN0_P1P13); in write_hedelegh()