Home
last modified time | relevance | path

Searched refs:RISCV_IOMMU_PQCSR_PQEN (Results 1 – 4 of 4) sorted by relevance

/qemu/tests/qtest/
H A Driscv-iommu-test.c77 g_assert_cmpuint(reg & RISCV_IOMMU_PQCSR_PQEN, ==, 0); in test_reg_reset()
196 reg |= RISCV_IOMMU_PQCSR_PQEN; in test_iommu_init_queues()
/qemu/tests/qtest/libqos/
H A Driscv-iommu.h58 #define RISCV_IOMMU_PQCSR_PQEN RISCV_IOMMU_QUEUE_ENABLE macro
/qemu/hw/riscv/
H A Driscv-iommu-bits.h180 #define RISCV_IOMMU_PQCSR_PQEN RISCV_IOMMU_QUEUE_ENABLE macro
H A Driscv-iommu.c1883 bool enable = !!(ctrl_set & RISCV_IOMMU_PQCSR_PQEN); in riscv_iommu_process_pq_control()
2486 reg_clr = RISCV_IOMMU_PQCSR_PQEN | RISCV_IOMMU_PQCSR_PIE | in riscv_iommu_reset()