Home
last modified time | relevance | path

Searched refs:RISCV_EXCP_LOAD_ADDR_MIS (Results 1 – 3 of 3) sorted by relevance

/qemu/target/riscv/
H A Dcpu_bits.h706 RISCV_EXCP_LOAD_ADDR_MIS = 0x4, enumerator
H A Dcpu_helper.c1716 cs->exception_index = RISCV_EXCP_LOAD_ADDR_MIS; in riscv_cpu_do_unaligned_access()
2204 case RISCV_EXCP_LOAD_ADDR_MIS: in riscv_cpu_do_interrupt()
H A Dcsr.c1776 (1ULL << (RISCV_EXCP_LOAD_ADDR_MIS)) | \