Home
last modified time | relevance | path

Searched refs:PRV_M (Results 1 – 11 of 11) sorted by relevance

/qemu/target/riscv/
H A Dop_helper.c148 if ((env->priv < PRV_M) && !get_field(env->menvcfg, envbits)) { in check_zicbo_envcfg()
290 if (get_field(env->mstatus, MSTATUS_TSR) && !(env->priv >= PRV_M)) { in helper_sret()
316 if (riscv_cpu_cfg(env)->ext_smdbltrp && env->priv >= PRV_M) { in helper_sret()
360 if (!(env->priv >= PRV_M)) { in check_ret_from_m_mode()
371 !pmp_get_num_rules(env) && (prev_priv != PRV_M)) { in check_ret_from_m_mode()
401 (prev_priv != PRV_M); in helper_mret()
406 riscv_has_ext(env, RVU) ? PRV_U : PRV_M); in helper_mret()
414 if ((env->priv_ver >= PRIV_VERSION_1_12_0) && (prev_priv != PRV_M)) { in helper_mret()
435 PRV_M, false); in helper_mret()
450 (prev_priv != PRV_M); in helper_mnret()
[all …]
H A Dcpu_helper.c52 if (mode == PRV_M && get_field(status, MSTATUS_MPRV)) { in riscv_env_mmu_index()
55 (mode != PRV_M); in riscv_env_mmu_index()
88 case PRV_M: in cpu_get_fcfien()
117 case PRV_M: /* M-mode shadow stack is always off */ in cpu_get_bcfien()
150 case PRV_M: in riscv_pm_get_pmm()
215 return ((satp_mode != VM_1_10_MBARE) && (priv_mode != PRV_M)); in riscv_cpu_virt_mem_enabled()
494 mie = (env->priv < PRV_M) || in riscv_cpu_local_irq_pending()
495 (env->priv == PRV_M && get_field(env->mstatus, MSTATUS_MIE)); in riscv_cpu_local_irq_pending()
777 if (priv <= PRV_M) { in riscv_cpu_set_aia_ireg_rmw_fn()
805 case PRV_M: in riscv_ctr_priv_to_mask()
[all …]
H A Dpmp.c286 if (mode == PRV_M && !(privs & PMP_EXEC)) { in pmp_hart_has_privs_default()
297 if (!riscv_cpu_cfg(env)->pmp || (mode == PRV_M)) { in pmp_hart_has_privs_default()
386 if ((mode != PRV_M) || pmp_is_locked(env, i)) { in pmp_hart_has_privs()
396 if (mode == PRV_M) { in pmp_hart_has_privs()
H A Dpmu.c112 if ((env->priv == PRV_M && in riscv_pmu_incr_ctr_rv32()
153 if ((env->priv == PRV_M && in riscv_pmu_incr_ctr_rv64()
H A Dcsr.c54 if (env->priv == PRV_M || !riscv_cpu_cfg(env)->ext_smstateen) { in smstateen_acc_ok()
146 if (env->priv < PRV_M && !get_field(env->mcounteren, ctr_mask)) { in ctr()
198 if (env->priv == PRV_M) { in cfi_ss()
517 if (env->priv < PRV_M) { in hstateen_pred()
554 if (env->priv < PRV_M) { in sstateen()
590 if (env->priv == PRV_M) { in sstc()
812 if (env->priv == PRV_M) { in seed()
1270 curr_val += counter_arr[PRV_M]; in riscv_pmu_ctr_get_fixed_counters_val()
1957 case PRV_M: in legalize_mpp()
2643 priv = PRV_M; in rmw_xireg_aia()
[all …]
H A Dcpu.h710 if (mode == PRV_M && get_field(env->mstatus, MSTATUS_MPRV)) { in cpu_address_mode()
727 case PRV_M: in cpu_get_xl()
H A Dgdbstub.c239 if (new_priv != PRV_M) { in riscv_gdb_set_virtual()
H A Dcpu_bits.h640 #define PRV_M 3 macro
H A Dcpu.c696 env->priv = PRV_M; in riscv_cpu_reset_hold()
/qemu/target/riscv/insn_trans/
H A Dtrans_rvzicfiss.c.inc88 if (ctx->priv == PRV_M) {
113 if (ctx->priv == PRV_M) {
/qemu/hw/intc/
H A Driscv_imsic.c213 if (priv == PRV_M && !virt) { in riscv_imsic_rmw()
386 riscv_cpu_set_aia_ireg_rmw_fn(env, (imsic->mmode) ? PRV_M : PRV_S, in riscv_imsic_realize()