Home
last modified time | relevance | path

Searched refs:O1 (Results 1 – 8 of 8) sorted by relevance

/qemu/tcg/
H A Dtcg.c851 #define C_O1_I1(O1, I1) C_PFX2(c_o1_i1_, O1, I1), argument
852 #define C_O1_I2(O1, I1, I2) C_PFX3(c_o1_i2_, O1, I1, I2), argument
853 #define C_O1_I3(O1, I1, I2, I3) C_PFX4(c_o1_i3_, O1, I1, I2, I3), argument
854 #define C_O1_I4(O1, I1, I2, I3, I4) C_PFX5(c_o1_i4_, O1, I1, I2, I3, I4), argument
856 #define C_N1_I2(O1, I1, I2) C_PFX3(c_n1_i2_, O1, I1, I2), argument
857 #define C_N1O1_I1(O1, O2, I1) C_PFX3(c_n1o1_i1_, O1, O2, I1), argument
858 #define C_N2_I1(O1, O2, I1) C_PFX3(c_n2_i1_, O1, O2, I1), argument
860 #define C_O2_I1(O1, O2, I1) C_PFX3(c_o2_i1_, O1, O2, I1), argument
861 #define C_O2_I2(O1, O2, I1, I2) C_PFX4(c_o2_i2_, O1, O2, I1, I2), argument
862 #define C_O2_I3(O1, O2, I1, I2, I3) C_PFX5(c_o2_i3_, O1, O2, I1, I2, I3), argument
[all …]
/qemu/target/arm/tcg/
H A Dmve_helper.c382 #define DO_VLD4B(OP, O1, O2, O3, O4) \ in DO_VLDR64_SG() argument
388 static const uint8_t off[4] = { O1, O2, O3, O4 }; \ in DO_VLDR64_SG()
404 #define DO_VLD4H(OP, O1, O2) \ argument
410 static const uint8_t off[4] = { O1, O1, O2, O2 }; \
429 #define DO_VLD4W(OP, O1, O2, O3, O4) \ argument
435 static const uint8_t off[4] = { O1, O2, O3, O4 }; \
446 y = (beat + (O1 & 2)) & 3; \
467 #define DO_VLD2B(OP, O1, O2, O3, O4) \ argument
473 static const uint8_t off[4] = { O1, O2, O3, O4 }; \
490 #define DO_VLD2H(OP, O1, O2, O3, O4) \ argument
[all …]
H A Dtranslate-neon.c836 #define DO_3SAME_BITSEL(INSN, O1, O2, O3) \ in DO_3SAME() argument
841 tcg_gen_gvec_bitsel(vece, rd_ofs, O1, O2, O3, oprsz, maxsz); \ in DO_3SAME()
/qemu/tests/tcg/alpha/
H A DMakefile.softmmu-target18 CFLAGS+=-nostdlib -g -O1 -mcpu=ev6 $(MINILIB_INC)
/qemu/tests/tcg/loongarch64/
H A DMakefile.softmmu-target18 CFLAGS+=-nostdlib -g -O1 -march=loongarch64 -mabi=lp64d $(MINILIB_INC)
/qemu/tests/tcg/aarch64/
H A DMakefile.target112 sve-str: CFLAGS=-O1 -march=armv8.1-a+sve
/qemu/tcg/sparc64/
H A Dtcg-target.c.inc1290 /* Note that TCG_REG_TB has been unwound to O1. */
/qemu/
H A Dmeson.build3051 has_atomic128_opt = cc.links('__attribute__((optimize("O1")))' + atomic_test_128,