Home
last modified time | relevance | path

Searched refs:MAX_RISCV_PMPS (Results 1 – 4 of 4) sorted by relevance

/qemu/target/riscv/
H A Dpmp.c125 if (pmp_index < MAX_RISCV_PMPS) { in pmp_read_cfg()
139 if (pmp_index < MAX_RISCV_PMPS) { in pmp_write_cfg()
241 for (i = 0; i < MAX_RISCV_PMPS; i++) { in pmp_update_rule_nums()
359 for (i = 0; i < MAX_RISCV_PMPS; i++) { in pmp_hart_has_privs()
531 if (addr_index < MAX_RISCV_PMPS) { in pmpaddr_csr_write()
541 if (addr_index + 1 < MAX_RISCV_PMPS) { in pmpaddr_csr_write()
577 if (addr_index < MAX_RISCV_PMPS) { in pmpaddr_csr_read()
606 for (i = 0; i < MAX_RISCV_PMPS; i++) { in mseccfg_csr_write()
672 for (i = 0; i < MAX_RISCV_PMPS; i++) { in pmp_get_tlb_size()
H A Dpmp.h63 pmp_entry_t pmp[MAX_RISCV_PMPS];
64 pmp_addr_t addr[MAX_RISCV_PMPS];
H A Dmachine.c40 for (i = 0; i < MAX_RISCV_PMPS; i++) { in pmp_post_load()
66 VMSTATE_STRUCT_ARRAY(env.pmp_state.pmp, RISCVCPU, MAX_RISCV_PMPS,
H A Dcpu.h162 #define MAX_RISCV_PMPS (16) macro