| /linux/arch/arm/include/debug/ |
| H A D | renesas-scif.S | 17 #define FSR 0x08 macro
21 #define FSR 0x14 macro
25 #define FSR 0x10 macro
40 1001: ldrh \rd, [\rx, #FSR]
47 ldrh \rd, [\rx, #FSR]
49 strh \rd, [\rx, #FSR]
53 1001: ldrh \rd, [\rx, #FSR]
|
| /linux/arch/arm/mm/ |
| H A D | abort-ev4.S | 20 mrc p15, 0, r1, c5, c0, 0 @ get FSR
24 bic r1, r1, #1 << 11 | 1 << 10 @ clear bits 11 and 10 of FSR
|
| H A D | abort-ev4t.S | 21 mrc p15, 0, r1, c5, c0, 0 @ get FSR
25 bic r1, r1, #1 << 11 | 1 << 10 @ clear bits 11 and 10 of FSR
|
| H A D | abort-ev5t.S | 21 mrc p15, 0, r1, c5, c0, 0 @ get FSR
26 bic r1, r1, #1 << 11 @ clear bits 11 of FSR
|
| H A D | abort-ev5tj.S | 21 mrc p15, 0, r1, c5, c0, 0 @ get FSR
23 bic r1, r1, #1 << 11 | 1 << 10 @ clear bits 11 and 10 of FSR
|
| H A D | abort-ev6.S | 22 mrc p15, 0, r1, c5, c0, 0 @ get FSR
35 bic r1, r1, #1 << 11 @ clear bit 11 of FSR
|
| H A D | abort-nommu.S | 13 * Note: There is no FSR/FAR on !CPU_CP15_MMU cores.
18 mov r0, #0 @ clear r0, r1 (no FSR/FAR)
|
| H A D | abort-ev7.S | 18 mrc p15, 0, r1, c5, c0, 0 @ get FSR
|
| H A D | abort-lv4t.S | 21 mrc p15, 0, r1, c5, c0, 0 @ get FSR
23 bic r1, r1, #1 << 11 | 1 << 10 @ clear bits 11 and 10 of FSR
25 mov r0, #0 @ clear r0, r1 (no FSR/FAR)
|
| /linux/drivers/iommu/ |
| H A D | msm_iommu_hw-8xxx.h | 128 #define SET_FSR(b, c, v) SET_CTX_REG(FSR, (b), (c), (v))
157 #define GET_FSR(b, c) GET_CTX_REG(FSR, (b), (c))
460 /* FSR */
461 #define SET_TF(b, c, v) SET_CONTEXT_FIELD(b, c, FSR, TF, v)
462 #define SET_AFF(b, c, v) SET_CONTEXT_FIELD(b, c, FSR, AFF, v)
463 #define SET_APF(b, c, v) SET_CONTEXT_FIELD(b, c, FSR, APF, v)
464 #define SET_TLBMF(b, c, v) SET_CONTEXT_FIELD(b, c, FSR, TLBMF, v)
465 #define SET_HTWDEEF(b, c, v) SET_CONTEXT_FIELD(b, c, FSR, HTWDEEF, v)
466 #define SET_HTWSEEF(b, c, v) SET_CONTEXT_FIELD(b, c, FSR, HTWSEEF, v)
467 #define SET_MHF(b, c, v) SET_CONTEXT_FIELD(b, c, FSR, MH
831 #define FSR global() macro
[all...] |
| /linux/arch/arm/ |
| H A D | Kconfig | 540 bool "ARM errata: FSR write bit incorrect on a SWP to read-only memory"
544 of the FSR on the ARM 1136 prior to r1p0. This causes the kernel to
|