/linux/drivers/gpu/drm/amd/pm/swsmu/smu11/ |
H A D | arcturus_ppt.c | 370 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_SOCCLK_BIT)) { in arcturus_set_default_dpm_table() 388 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_GFXCLK_BIT)) { in arcturus_set_default_dpm_table() 406 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_UCLK_BIT)) { in arcturus_set_default_dpm_table() 424 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_FCLK_BIT)) { in arcturus_set_default_dpm_table() 759 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_GFXCLK_BIT)) in arcturus_get_current_clk_freq_by_table() 765 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_UCLK_BIT)) in arcturus_get_current_clk_freq_by_table() 771 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_SOCCLK_BIT)) in arcturus_get_current_clk_freq_by_table() 777 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_VCN_DPM_BIT)) in arcturus_get_current_clk_freq_by_table() 783 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_VCN_DPM_BIT)) in arcturus_get_current_clk_freq_by_table() 957 if (smu_cmn_feature_is_enabled(sm in arcturus_upload_dpm_level() [all...] |
H A D | sienna_cichlid_ppt.c | 965 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_SOCCLK_BIT)) { in sienna_cichlid_set_default_dpm_table() 983 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_GFXCLK_BIT)) { in sienna_cichlid_set_default_dpm_table() 1001 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_UCLK_BIT)) { in sienna_cichlid_set_default_dpm_table() 1019 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_FCLK_BIT)) { in sienna_cichlid_set_default_dpm_table() 1041 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_MM_DPM_PG_BIT)) { in sienna_cichlid_set_default_dpm_table() 1063 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_MM_DPM_PG_BIT)) { in sienna_cichlid_set_default_dpm_table() 1082 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_DCEFCLK_BIT)) { in sienna_cichlid_set_default_dpm_table() 1100 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_DCEFCLK_BIT)) { in sienna_cichlid_set_default_dpm_table() 1118 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_DCEFCLK_BIT)) { in sienna_cichlid_set_default_dpm_table() 1136 if (smu_cmn_feature_is_enabled(sm in sienna_cichlid_set_default_dpm_table() [all...] |
H A D | navi10_ppt.c | 975 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_SOCCLK_BIT)) { in navi10_set_default_dpm_table() 993 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_GFXCLK_BIT)) { in navi10_set_default_dpm_table() 1011 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_UCLK_BIT)) { in navi10_set_default_dpm_table() 1029 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_VCN_PG_BIT)) { in navi10_set_default_dpm_table() 1047 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_VCN_PG_BIT)) { in navi10_set_default_dpm_table() 1065 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_DCEFCLK_BIT)) { in navi10_set_default_dpm_table() 1083 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_DCEFCLK_BIT)) { in navi10_set_default_dpm_table() 1101 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_DCEFCLK_BIT)) { in navi10_set_default_dpm_table() 1119 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_DCEFCLK_BIT)) { in navi10_set_default_dpm_table() 1146 if (smu_cmn_feature_is_enabled(sm in navi10_dpm_set_vcn_enable() [all...] |
H A D | smu_v11_0.c | 786 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_UCLK_BIT) && in smu_v11_0_notify_display_change() 844 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_UCLK_BIT)) { in smu_v11_0_init_max_sustainable_clocks() 855 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_SOCCLK_BIT)) { in smu_v11_0_init_max_sustainable_clocks() 866 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_DCEFCLK_BIT)) { in smu_v11_0_init_max_sustainable_clocks() 914 if (!smu_cmn_feature_is_enabled(smu, SMU_FEATURE_PPT_BIT)) in smu_v11_0_get_current_power_limit() 950 if (!smu_cmn_feature_is_enabled(smu, SMU_FEATURE_PPT_BIT)) { in smu_v11_0_set_power_limit() 994 smu_cmn_feature_is_enabled(smu, SMU_FEATURE_ACDC_BIT)) in smu_v11_0_process_pending_interrupt() 1062 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_DCEFCLK_BIT) || in smu_v11_0_display_clock_voltage_request() 1063 smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_UCLK_BIT)) { in smu_v11_0_display_clock_voltage_request() 1134 if (smu_cmn_feature_is_enabled(sm in smu_v11_0_get_fan_control_mode() [all...] |
H A D | vangogh_ppt.c | 878 if (!smu_cmn_feature_is_enabled(smu, feature_id)) in vangogh_clk_dpm_is_enabled() 1311 if (!smu_cmn_feature_is_enabled(smu, clk_feature_map[i].feature)) in vangogh_unforce_dpm_levels() 2221 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_GFXCLK_BIT) && in vangogh_post_smu_init() 2385 if (!smu_cmn_feature_is_enabled(smu, SMU_FEATURE_PPT_BIT)) { in vangogh_set_power_limit() 2529 .feature_is_enabled = smu_cmn_feature_is_enabled,
|
/linux/drivers/gpu/drm/amd/pm/swsmu/smu13/ |
H A D | aldebaran_ppt.c | 409 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_SOCCLK_BIT)) { in aldebaran_set_default_dpm_table() 425 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_GFXCLK_BIT)) { in aldebaran_set_default_dpm_table() 444 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_UCLK_BIT)) { in aldebaran_set_default_dpm_table() 460 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_FCLK_BIT)) { in aldebaran_set_default_dpm_table() 785 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_GFXCLK_BIT)) in aldebaran_get_current_clk_freq_by_table() 791 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_UCLK_BIT)) in aldebaran_get_current_clk_freq_by_table() 797 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_SOCCLK_BIT)) in aldebaran_get_current_clk_freq_by_table() 803 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_VCN_PG_BIT)) in aldebaran_get_current_clk_freq_by_table() 809 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_VCN_PG_BIT)) in aldebaran_get_current_clk_freq_by_table() 994 if (smu_cmn_feature_is_enabled(sm in aldebaran_upload_dpm_level() [all...] |
H A D | smu_v13_0.c | 878 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_UCLK_BIT)) { in smu_v13_0_init_max_sustainable_clocks() 889 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_SOCCLK_BIT)) { in smu_v13_0_init_max_sustainable_clocks() 900 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_DCEFCLK_BIT)) { in smu_v13_0_init_max_sustainable_clocks() 948 if (!smu_cmn_feature_is_enabled(smu, SMU_FEATURE_PPT_BIT)) in smu_v13_0_get_current_power_limit() 978 if (!smu_cmn_feature_is_enabled(smu, SMU_FEATURE_PPT_BIT)) { in smu_v13_0_set_power_limit() 1006 smu_cmn_feature_is_enabled(smu, SMU_FEATURE_ACDC_BIT)) in smu_v13_0_process_pending_interrupt() 1060 if (!smu_cmn_feature_is_enabled(smu, SMU_FEATURE_FAN_CONTROL_BIT)) in smu_v13_0_get_fan_control_mode() 2211 !smu_cmn_feature_is_enabled(smu, SMU_FEATURE_BACO_BIT)) in smu_v13_0_get_bamaco_support()
|
H A D | smu_v13_0_7_ppt.c | 586 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_SOCCLK_BIT)) { in smu_v13_0_7_set_default_dpm_table() 602 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_GFXCLK_BIT)) { in smu_v13_0_7_set_default_dpm_table() 626 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_UCLK_BIT)) { in smu_v13_0_7_set_default_dpm_table() 642 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_FCLK_BIT)) { in smu_v13_0_7_set_default_dpm_table() 658 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_VCLK_BIT)) { in smu_v13_0_7_set_default_dpm_table() 674 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_DCLK_BIT)) { in smu_v13_0_7_set_default_dpm_table() 690 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_DCN_BIT)) { in smu_v13_0_7_set_default_dpm_table() 2831 .feature_is_enabled = smu_cmn_feature_is_enabled,
|
H A D | smu_v13_0_6_ppt.c | 1027 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_GFXCLK_BIT)) { in smu_v13_0_6_set_default_dpm_table() 1054 if (smu_cmn_feature_is_enabled(smu, dpm_map[j].feature_num)) { in smu_v13_0_6_set_default_dpm_table() 1514 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_GFXCLK_BIT) && in smu_v13_0_6_upload_dpm_level() 1530 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_UCLK_BIT) && in smu_v13_0_6_upload_dpm_level() 1547 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_SOCCLK_BIT) && in smu_v13_0_6_upload_dpm_level() 2165 if (!smu_cmn_feature_is_enabled(smu, in smu_v13_0_6_usr_edit_dpm_table() 3813 .feature_is_enabled = smu_cmn_feature_is_enabled,
|
H A D | smu_v13_0_5_ppt.c | 724 return smu_cmn_feature_is_enabled(smu, feature_id); in smu_v13_0_5_clk_dpm_is_enabled()
|
H A D | yellow_carp_ppt.c | 858 return smu_cmn_feature_is_enabled(smu, feature_id); in yellow_carp_clk_dpm_is_enabled()
|
/linux/drivers/gpu/drm/amd/pm/swsmu/smu12/ |
H A D | renoir_ppt.c | 651 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_VCN_PG_BIT)) { in renoir_dpm_set_vcn_enable() 657 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_VCN_PG_BIT)) { in renoir_dpm_set_vcn_enable() 672 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_JPEG_PG_BIT)) { in renoir_dpm_set_jpeg_enable() 678 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_JPEG_PG_BIT)) { in renoir_dpm_set_jpeg_enable() 731 if (!smu_cmn_feature_is_enabled(smu, clk_feature_map[i].feature)) in renoir_unforce_dpm_levels() 1475 .feature_is_enabled = smu_cmn_feature_is_enabled,
|
/linux/drivers/gpu/drm/amd/pm/swsmu/smu14/ |
H A D | smu_v14_0_2_ppt.c | 509 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_SOCCLK_BIT)) { in smu_v14_0_2_set_default_dpm_table() 525 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_GFXCLK_BIT)) { in smu_v14_0_2_set_default_dpm_table() 558 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_UCLK_BIT)) { in smu_v14_0_2_set_default_dpm_table() 574 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_FCLK_BIT)) { in smu_v14_0_2_set_default_dpm_table() 590 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_VCLK_BIT)) { in smu_v14_0_2_set_default_dpm_table() 606 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_DCLK_BIT)) { in smu_v14_0_2_set_default_dpm_table() 622 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_DCN_BIT)) { in smu_v14_0_2_set_default_dpm_table() 2869 .feature_is_enabled = smu_cmn_feature_is_enabled,
|
H A D | smu_v14_0.c | 807 if (smu_cmn_feature_is_enabled(smu, SMU_FEATURE_DPM_UCLK_BIT) && in smu_v14_0_notify_display_change() 820 if (!smu_cmn_feature_is_enabled(smu, SMU_FEATURE_PPT_BIT)) in smu_v14_0_get_current_power_limit() 850 if (!smu_cmn_feature_is_enabled(smu, SMU_FEATURE_PPT_BIT)) { in smu_v14_0_set_power_limit() 1778 !smu_cmn_feature_is_enabled(smu, SMU_FEATURE_BACO_BIT)) in smu_v14_0_get_bamaco_support()
|
H A D | smu_v14_0_0_ppt.c | 769 return smu_cmn_feature_is_enabled(smu, feature_id); in smu_v14_0_0_clk_dpm_is_enabled()
|