Home
last modified time | relevance | path

Searched refs:regMPCC_OGAM2_MPCC_OGAM_RAMA_END_CNTL1_R (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_5_offset.h6832 #define regMPCC_OGAM2_MPCC_OGAM_RAMA_END_CNTL1_R … macro
H A Ddcn_3_5_0_offset.h12674 #define regMPCC_OGAM2_MPCC_OGAM_RAMA_END_CNTL1_R … macro
H A Ddcn_3_6_0_offset.h5826 #define regMPCC_OGAM2_MPCC_OGAM_RAMA_END_CNTL1_R … macro
H A Ddcn_3_1_2_offset.h7073 #define regMPCC_OGAM2_MPCC_OGAM_RAMA_END_CNTL1_R … macro
H A Ddcn_3_1_4_offset.h13740 #define regMPCC_OGAM2_MPCC_OGAM_RAMA_END_CNTL1_R … macro
H A Ddcn_3_2_1_offset.h5374 #define regMPCC_OGAM2_MPCC_OGAM_RAMA_END_CNTL1_R … macro
H A Ddcn_3_5_1_offset.h12653 #define regMPCC_OGAM2_MPCC_OGAM_RAMA_END_CNTL1_R … macro
H A Ddcn_4_1_0_offset.h5914 #define regMPCC_OGAM2_MPCC_OGAM_RAMA_END_CNTL1_R … macro
H A Ddcn_3_1_6_offset.h7293 #define regMPCC_OGAM2_MPCC_OGAM_RAMA_END_CNTL1_R … macro