Home
last modified time | relevance | path

Searched refs:regABM3_BL1_PWM_BL_UPDATE_SAMPLE_RATE (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_5_offset.h7954 #define regABM3_BL1_PWM_BL_UPDATE_SAMPLE_RATE 0x0f44 macro
[all...]
H A Ddcn_3_5_0_offset.h13741 #define regABM3_BL1_PWM_BL_UPDATE_SAMPLE_RATE global() macro
[all...]
H A Ddcn_3_6_0_offset.h7808 #define regABM3_BL1_PWM_BL_UPDATE_SAMPLE_RATE 0x0f44 macro
[all...]
H A Ddcn_3_1_2_offset.h8191 #define regABM3_BL1_PWM_BL_UPDATE_SAMPLE_RATE 0x0f44 macro
[all...]
H A Ddcn_3_1_4_offset.h15068 #define regABM3_BL1_PWM_BL_UPDATE_SAMPLE_RATE global() macro
[all...]
H A Ddcn_3_2_1_offset.h7356 #define regABM3_BL1_PWM_BL_UPDATE_SAMPLE_RATE 0x0f44 macro
[all...]
H A Ddcn_3_5_1_offset.h13720 #define regABM3_BL1_PWM_BL_UPDATE_SAMPLE_RATE global() macro
[all...]
H A Ddcn_4_1_0_offset.h8013 #define regABM3_BL1_PWM_BL_UPDATE_SAMPLE_RATE 0x0f44 macro
[all...]
H A Ddcn_3_1_6_offset.h8415 #define regABM3_BL1_PWM_BL_UPDATE_SAMPLE_RATE 0x0f44 macro
[all...]