Home
last modified time | relevance | path

Searched refs:num_xcc (Results 1 – 10 of 10) sorted by relevance

/linux/drivers/gpu/drm/amd/amdgpu/
H A Daqua_vanjaram.c87 int num_xcc, num_xcc_per_xcp = 0, mode = 0; in __aqua_vanjaram_calc_xcp_mode() local
89 num_xcc = NUM_XCC(xcp_mgr->adev->gfx.xcc_mask); in __aqua_vanjaram_calc_xcp_mode()
92 if ((num_xcc_per_xcp) && (num_xcc % num_xcc_per_xcp == 0)) in __aqua_vanjaram_calc_xcp_mode()
93 mode = num_xcc / num_xcc_per_xcp; in __aqua_vanjaram_calc_xcp_mode()
142 int num_xcc, num_xcc_per_xcp = 0; in __aqua_vanjaram_get_xcc_per_xcp() local
144 num_xcc = NUM_XCC(xcp_mgr->adev->gfx.xcc_mask); in __aqua_vanjaram_get_xcc_per_xcp()
148 num_xcc_per_xcp = num_xcc; in __aqua_vanjaram_get_xcc_per_xcp()
151 num_xcc_per_xcp = num_xcc / 2; in __aqua_vanjaram_get_xcc_per_xcp()
154 num_xcc_per_xcp = num_xcc / 3; in __aqua_vanjaram_get_xcc_per_xcp()
157 num_xcc_per_xcp = num_xcc / in __aqua_vanjaram_get_xcc_per_xcp()
317 int num_xcc; __aqua_vanjaram_get_auto_mode() local
341 int num_xcc, num_xccs_per_xcp, r; __aqua_vanjaram_is_valid_mode() local
388 int num_xcc_per_xcp, num_xcc, ret; aqua_vanjaram_switch_partition_mode() local
[all...]
H A Dgfx_v9_4_3.c340 int i, num_xcc; in gfx_v9_4_3_set_kiq_pm4_funcs() local
342 num_xcc = NUM_XCC(adev->gfx.xcc_mask); in gfx_v9_4_3_set_kiq_pm4_funcs()
343 for (i = 0; i < num_xcc; i++) in gfx_v9_4_3_set_kiq_pm4_funcs()
349 int i, num_xcc, dev_inst; in gfx_v9_4_3_init_golden_registers() local
351 num_xcc = NUM_XCC(adev->gfx.xcc_mask); in gfx_v9_4_3_init_golden_registers()
352 for (i = 0; i < num_xcc; i++) { in gfx_v9_4_3_init_golden_registers()
618 int r, i, num_xcc; in gfx_v9_4_3_mec_init() local
627 num_xcc = NUM_XCC(adev->gfx.xcc_mask); in gfx_v9_4_3_mec_init()
628 for (i = 0; i < num_xcc; i++) in gfx_v9_4_3_mec_init()
635 adev->gfx.num_compute_rings * num_xcc * GFX9_MEC_HPD_SIZ in gfx_v9_4_3_mec_init()
800 int ret, i, num_xcc; gfx_v9_4_3_switch_compute_partition() local
1012 uint32_t *ptr, num_xcc, inst; gfx_v9_4_3_alloc_ip_dump() local
1040 int i, j, k, r, ring_id, xcc_id, num_xcc; gfx_v9_4_3_sw_init() local
1186 int i, num_xcc; gfx_v9_4_3_sw_fini() local
1343 int i, num_xcc; gfx_v9_4_3_constants_init() local
1435 int xcc_id, num_xcc; gfx_v9_4_3_init_rlcg_reg_access_ctrl() local
1529 int i, num_xcc; gfx_v9_4_3_rlc_stop() local
1548 int i, num_xcc; gfx_v9_4_3_rlc_reset() local
1573 int i, num_xcc; gfx_v9_4_3_rlc_start() local
1652 int r, i, num_xcc; gfx_v9_4_3_rlc_resume() local
2279 int r = 0, i, num_xcc, num_xcp, num_xcc_per_xcp; gfx_v9_4_3_cp_resume() local
2374 int i, num_xcc; gfx_v9_4_3_hw_fini() local
2401 int i, num_xcc; gfx_v9_4_3_is_idle() local
2772 int i, num_xcc; gfx_v9_4_3_set_clockgating_state() local
3147 int i, j, k, num_xcc; gfx_v9_4_3_set_priv_reg_fault_state() local
3187 int i, j, k, num_xcc; gfx_v9_4_3_set_bad_op_fault_state() local
3226 int i, num_xcc; gfx_v9_4_3_set_priv_inst_fault_state() local
3249 int i, num_xcc; gfx_v9_4_3_set_eop_interrupt_state() local
4566 uint32_t num_xcc, reg, num_inst; gfx_v9_4_3_ip_print() local
4634 uint32_t num_xcc, reg, num_inst; gfx_v9_4_3_ip_dump() local
4795 int i, j, num_xcc; gfx_v9_4_3_set_ring_funcs() local
[all...]
H A Damdgpu_gfx.c210 int num_xcc = adev->gfx.xcc_mask ? NUM_XCC(adev->gfx.xcc_mask) : 1; in amdgpu_gfx_compute_queue_acquire() local
215 for (j = 0; j < num_xcc; j++) { in amdgpu_gfx_compute_queue_acquire()
227 for (j = 0; j < num_xcc; j++) { in amdgpu_gfx_compute_queue_acquire()
233 for (j = 0; j < num_xcc; j++) { in amdgpu_gfx_compute_queue_acquire()
1044 int num_xcc = adev->gfx.xcc_mask ? NUM_XCC(adev->gfx.xcc_mask) : 1; in amdgpu_gfx_ras_error_func() local
1045 uint32_t xcc_mask = GENMASK(num_xcc - 1, 0); in amdgpu_gfx_ras_error_func()
1374 int ret = 0, num_xcc; in amdgpu_gfx_set_compute_partition() local
1376 num_xcc = NUM_XCC(adev->gfx.xcc_mask); in amdgpu_gfx_set_compute_partition()
1377 if (num_xcc % 2 != 0) in amdgpu_gfx_set_compute_partition()
1387 if (num_xcc in amdgpu_gfx_set_compute_partition()
1508 int num_xcc = NUM_XCC(adev->gfx.xcc_mask); amdgpu_gfx_run_cleaner_shader() local
[all...]
H A Damdgpu_gmc.c1549 int num_xcc, xcc_id; in amdgpu_gmc_init_acpi_mem_ranges() local
1552 num_xcc = NUM_XCC(adev->gfx.xcc_mask); in amdgpu_gmc_init_acpi_mem_ranges()
1553 xcc_mask = (1U << num_xcc) - 1; in amdgpu_gmc_init_acpi_mem_ranges()
H A Damdgpu_ttm.c869 int num_xcc = max(1U, adev->gfx.num_xcc_per_xcp); in amdgpu_ttm_gart_bind_gfx9_mqd() local
875 do_div(pages_per_xcc, num_xcc); in amdgpu_ttm_gart_bind_gfx9_mqd()
877 for (i = 0, page_idx = 0; i < num_xcc; i++, page_idx += pages_per_xcc) { in amdgpu_ttm_gart_bind_gfx9_mqd()
H A Damdgpu_ras.c361 int num_xcc = adev->gfx.xcc_mask ? NUM_XCC(adev->gfx.xcc_mask) : 1; in amdgpu_ras_instance_mask_check() local
365 if (num_xcc <= 1 && inst_mask) { in amdgpu_ras_instance_mask_check()
376 mask = GENMASK(num_xcc - 1, 0); in amdgpu_ras_instance_mask_check()
/linux/drivers/gpu/drm/amd/amdkfd/
H A Dkfd_mqd_manager_v9.c788 u32 num_xcc; in restore_mqd_v9_4_3() local
795 num_xcc = NUM_XCC(mm->dev->xcc_mask); in restore_mqd_v9_4_3()
796 mqd_ctl_stack_size = ctl_stack_size / num_xcc; in restore_mqd_v9_4_3()
805 for (xcc = 0; xcc < num_xcc; xcc++) { in restore_mqd_v9_4_3()
H A Dkfd_debug.c1098 device_info.num_xcc = NUM_XCC(pdd->dev->xcc_mask); in kfd_dbg_trap_device_snapshot()
H A Dkfd_topology.c534 sysfs_show_32bit_prop(buffer, offs, "num_xcc", in node_show()
1683 int num_xcc = NUM_XCC(knode->xcc_mask); in fill_in_l2_l3_pcache() local
1690 end = start + num_xcc; in fill_in_l2_l3_pcache()
/linux/include/uapi/linux/
H A Dkfd_ioctl.h145 __u32 num_xcc; member