Home
last modified time | relevance | path

Searched refs:mmUVD_VCPU_CACHE_SIZE2_BASE_IDX (Results 1 – 5 of 5) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/uvd/
H A Duvd_7_0_offset.h189 #define mmUVD_VCPU_CACHE_SIZE2_BASE_IDX 1 macro
/linux/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_offset.h375 #define mmUVD_VCPU_CACHE_SIZE2_BASE_IDX 1 macro
H A Dvcn_2_5_offset.h696 #define mmUVD_VCPU_CACHE_SIZE2_BASE_IDX 1 macro
H A Dvcn_2_0_0_offset.h625 #define mmUVD_VCPU_CACHE_SIZE2_BASE_IDX 1 macro
H A Dvcn_3_0_0_offset.h1072 #define mmUVD_VCPU_CACHE_SIZE2_BASE_IDX 1 macro