| /linux/drivers/gpu/drm/amd/include/asic_reg/uvd/ |
| H A D | uvd_4_2_d.h | 61 #define mmUVD_VCPU_CACHE_SIZE0 0x3d83 macro
|
| H A D | uvd_4_0_d.h | 91 #define mmUVD_VCPU_CACHE_SIZE0 0x3D37 macro
|
| H A D | uvd_3_1_d.h | 63 #define mmUVD_VCPU_CACHE_SIZE0 0x3d83 macro
|
| H A D | uvd_5_0_d.h | 67 #define mmUVD_VCPU_CACHE_SIZE0 0x3d83 macro
|
| H A D | uvd_6_0_d.h | 83 #define mmUVD_VCPU_CACHE_SIZE0 0x3d83 macro
|
| H A D | uvd_7_0_offset.h | 180 #define mmUVD_VCPU_CACHE_SIZE0 0x0583 macro
|
| /linux/drivers/gpu/drm/amd/include/asic_reg/vcn/ |
| H A D | vcn_1_0_offset.h | 366 #define mmUVD_VCPU_CACHE_SIZE0 0x0583 macro
|
| H A D | vcn_2_5_offset.h | 687 #define mmUVD_VCPU_CACHE_SIZE0 0x0141 macro
|
| H A D | vcn_2_0_0_offset.h | 616 #define mmUVD_VCPU_CACHE_SIZE0 0x0243 macro
|
| H A D | vcn_3_0_0_offset.h | 1063 #define mmUVD_VCPU_CACHE_SIZE0 0x0141 macro
|
| /linux/drivers/gpu/drm/amd/amdgpu/ |
| H A D | vcn_v2_0.c | 417 WREG32_SOC15(UVD, 0, mmUVD_VCPU_CACHE_SIZE0, size); in vcn_v2_0_mc_resume()
489 UVD, 0, mmUVD_VCPU_CACHE_SIZE0), size, 0, indirect); in vcn_v2_0_mc_resume_dpg_mode()
492 UVD, 0, mmUVD_VCPU_CACHE_SIZE0), 0, 0, indirect); in vcn_v2_0_mc_resume_dpg_mode()
2019 SOC15_REG_OFFSET(UVD, i, mmUVD_VCPU_CACHE_SIZE0), in vcn_v2_0_start_sriov()
|
| H A D | vcn_v2_5.c | 648 WREG32_SOC15(VCN, i, mmUVD_VCPU_CACHE_SIZE0, size); in vcn_v2_5_mc_resume()
719 VCN, 0, mmUVD_VCPU_CACHE_SIZE0), size, 0, indirect); in vcn_v2_5_mc_resume_dpg_mode()
722 VCN, 0, mmUVD_VCPU_CACHE_SIZE0), 0, 0, indirect); in vcn_v2_5_mc_resume_dpg_mode()
1488 SOC15_REG_OFFSET(VCN, i, mmUVD_VCPU_CACHE_SIZE0), in vcn_v2_5_sriov_start()
|
| H A D | vcn_v3_0.c | 554 WREG32_SOC15(VCN, inst, mmUVD_VCPU_CACHE_SIZE0, size); in vcn_v3_0_mc_resume()
625 VCN, inst_idx, mmUVD_VCPU_CACHE_SIZE0), size, 0, indirect); in vcn_v3_0_mc_resume_dpg_mode()
628 VCN, inst_idx, mmUVD_VCPU_CACHE_SIZE0), 0, 0, indirect); in vcn_v3_0_mc_resume_dpg_mode()
1466 mmUVD_VCPU_CACHE_SIZE0), in vcn_v3_0_start_sriov()
|
| H A D | uvd_v4_2.c | 583 WREG32(mmUVD_VCPU_CACHE_SIZE0, size); in uvd_v4_2_mc_resume()
|
| H A D | uvd_v3_1.c | 249 WREG32(mmUVD_VCPU_CACHE_SIZE0, size); in uvd_v3_1_mc_resume()
|
| H A D | uvd_v5_0.c | 294 WREG32(mmUVD_VCPU_CACHE_SIZE0, size); in uvd_v5_0_mc_resume()
|
| H A D | uvd_v7_0.c | 702 WREG32_SOC15(UVD, i, mmUVD_VCPU_CACHE_SIZE0, size); in uvd_v7_0_mc_resume()
845 MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_VCPU_CACHE_SIZE0), size); in uvd_v7_0_sriov_start()
|
| H A D | vcn_v1_0.c | 372 WREG32_SOC15(UVD, 0, mmUVD_VCPU_CACHE_SIZE0, size); in vcn_v1_0_mc_resume_spg_mode()
443 WREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_VCPU_CACHE_SIZE0, size, 0xFFFFFFFF, 0); in vcn_v1_0_mc_resume_dpg_mode()
|
| H A D | uvd_v6_0.c | 618 WREG32(mmUVD_VCPU_CACHE_SIZE0, size); in uvd_v6_0_mc_resume()
|