Home
last modified time | relevance | path

Searched refs:mmMMEA1_IO_WR_PRI_QUEUING_BASE_IDX (Results 1 – 4 of 4) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/mmhub/
H A Dmmhub_9_3_0_offset.h1041 #define mmMMEA1_IO_WR_PRI_QUEUING_BASE_IDX 0 macro
H A Dmmhub_1_0_offset.h1037 #define mmMMEA1_IO_WR_PRI_QUEUING_BASE_IDX 0 macro
H A Dmmhub_9_1_offset.h1037 #define mmMMEA1_IO_WR_PRI_QUEUING_BASE_IDX 0 macro
H A Dmmhub_9_4_1_offset.h2149 #define mmMMEA1_IO_WR_PRI_QUEUING_BASE_IDX 1 macro