Home
last modified time | relevance | path

Searched refs:mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK5 (Results 1 – 11 of 11) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_11_0_d.h4328 #define mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK5 0x1643 macro
H A Ddce_10_0_d.h4373 #define mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK5 0x1643 macro
H A Ddce_11_2_d.h5560 #define mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK5 0x1643 macro
H A Ddce_12_0_offset.h1354 #define mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK5 0x03f9 macro
[all...]
/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_0_3_offset.h415 #define mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK5 0x010e macro
H A Ddcn_3_0_1_offset.h610 #define mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK5 0x010e macro
[all...]
H A Ddcn_1_0_offset.h1040 #define mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK5 0x010e macro
[all...]
H A Ddcn_2_1_0_offset.h670 #define mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK5 0x010e macro
[all...]
H A Ddcn_3_0_2_offset.h582 #define mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK5 0x010e macro
[all...]
H A Ddcn_2_0_0_offset.h708 #define mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK5 0x010e macro
[all...]
H A Ddcn_3_0_0_offset.h598 #define mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK5 0x010e macro
[all...]