Home
last modified time | relevance | path

Searched refs:max_banks (Results 1 – 4 of 4) sorted by relevance

/linux/arch/x86/events/amd/
H A Diommu.c42 u8 max_banks; member
159 int max_banks = piommu->max_banks; in get_next_avail_iommu_bnk_cntr() local
166 for (bank = 0; bank < max_banks; bank++) { in get_next_avail_iommu_bnk_cntr()
190 int max_banks, max_cntrs; in clear_avail_iommu_bnk_cntr() local
193 max_banks = perf_iommu->max_banks; in clear_avail_iommu_bnk_cntr()
196 if ((bank > max_banks) || (cntr > max_cntrs)) in clear_avail_iommu_bnk_cntr()
433 perf_iommu->max_banks = amd_iommu_pc_get_max_banks(idx); in init_one_iommu()
437 !perf_iommu->max_banks || in init_one_iommu()
[all...]
/linux/drivers/mtd/nand/raw/
H A Dcadence-nand-controller.c446 u8 max_banks; member
900 cdns_ctrl->caps2.max_banks = 1 << FIELD_GET(CTRL_FEATURES_N_BANKS, reg); in cadence_nand_get_caps()
2775 if (cs >= cdns_ctrl->caps2.max_banks) { in cadence_nand_chip_init()
2778 cs, cdns_ctrl->caps2.max_banks); in cadence_nand_chip_init()
2841 int max_cs = cdns_ctrl->caps2.max_banks; in cadence_nand_chips_init()
/linux/drivers/iommu/amd/
H A Damd_iommu_types.h783 u8 max_banks; member
H A Dinit.c1952 iommu->max_banks = (u8) ((val >> 12) & 0x3f); in init_iommu_perf_ctr()
3760 return iommu->max_banks; in amd_iommu_pc_get_max_banks()
3797 max_offset_lim = (u32)(((0x40 | iommu->max_banks) << 12) | in iommu_pc_get_set_reg()