Home
last modified time | relevance | path

Searched refs:clks_table (Results 1 – 5 of 5) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/dml/dcn351/
H A Ddcn351_fpu.c390 dc->dml2_options.bbox_overrides.clks_table.num_states = in dcn351_update_bw_bounding_box_fpu()
392 dc->dml2_options.bbox_overrides.clks_table.clk_entries[i].dcfclk_mhz = in dcn351_update_bw_bounding_box_fpu()
394 dc->dml2_options.bbox_overrides.clks_table.clk_entries[i].fclk_mhz = in dcn351_update_bw_bounding_box_fpu()
396 dc->dml2_options.bbox_overrides.clks_table.clk_entries[i].dispclk_mhz = in dcn351_update_bw_bounding_box_fpu()
398 dc->dml2_options.bbox_overrides.clks_table.clk_entries[i].dppclk_mhz = in dcn351_update_bw_bounding_box_fpu()
400 dc->dml2_options.bbox_overrides.clks_table.clk_entries[i].socclk_mhz = in dcn351_update_bw_bounding_box_fpu()
402 dc->dml2_options.bbox_overrides.clks_table.clk_entries[i].memclk_mhz = in dcn351_update_bw_bounding_box_fpu()
404 dc->dml2_options.bbox_overrides.clks_table.clk_entries[i].dram_speed_mts = clock_limits[i].dram_speed_mts; in dcn351_update_bw_bounding_box_fpu()
405 dc->dml2_options.bbox_overrides.clks_table.clk_entries[i].dtbclk_mhz = in dcn351_update_bw_bounding_box_fpu()
407 dc->dml2_options.bbox_overrides.clks_table in dcn351_update_bw_bounding_box_fpu()
[all...]
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn35/
H A Ddcn35_fpu.c356 dc->dml2_options.bbox_overrides.clks_table.num_states = in dcn35_update_bw_bounding_box_fpu()
358 dc->dml2_options.bbox_overrides.clks_table.clk_entries[i].dcfclk_mhz = in dcn35_update_bw_bounding_box_fpu()
360 dc->dml2_options.bbox_overrides.clks_table.clk_entries[i].fclk_mhz = in dcn35_update_bw_bounding_box_fpu()
362 dc->dml2_options.bbox_overrides.clks_table.clk_entries[i].dispclk_mhz = in dcn35_update_bw_bounding_box_fpu()
364 dc->dml2_options.bbox_overrides.clks_table.clk_entries[i].dppclk_mhz = in dcn35_update_bw_bounding_box_fpu()
366 dc->dml2_options.bbox_overrides.clks_table.clk_entries[i].socclk_mhz = in dcn35_update_bw_bounding_box_fpu()
368 dc->dml2_options.bbox_overrides.clks_table.clk_entries[i].memclk_mhz = in dcn35_update_bw_bounding_box_fpu()
371 dc->dml2_options.bbox_overrides.clks_table.clk_entries[i].dram_speed_mts = clock_limits[i].dram_speed_mts; in dcn35_update_bw_bounding_box_fpu()
372 dc->dml2_options.bbox_overrides.clks_table.clk_entries[i].dtbclk_mhz = in dcn35_update_bw_bounding_box_fpu()
374 dc->dml2_options.bbox_overrides.clks_table in dcn35_update_bw_bounding_box_fpu()
[all...]
/linux/drivers/gpu/drm/amd/display/dc/dml2/
H A Ddml2_translation_helper.c520 if (dml2->config.bbox_overrides.clks_table.num_states) { in dml2_init_soc_states()
521 p->in_states->num_states = dml2->config.bbox_overrides.clks_table.num_states; in dml2_init_soc_states()
522 for (i = 0; i < dml2->config.bbox_overrides.clks_table.num_entries_per_clk.num_dcfclk_levels; i++) { in dml2_init_soc_states()
523 p->in_states->state_array[i].dcfclk_mhz = dml2->config.bbox_overrides.clks_table.clk_entries[i].dcfclk_mhz; in dml2_init_soc_states()
526 p->dcfclk_stas_mhz[0] = dml2->config.bbox_overrides.clks_table.clk_entries[0].dcfclk_mhz; in dml2_init_soc_states()
528 p->dcfclk_stas_mhz[4] = dml2->config.bbox_overrides.clks_table.clk_entries[i-1].dcfclk_mhz; in dml2_init_soc_states()
530 for (i = 0; i < dml2->config.bbox_overrides.clks_table.num_entries_per_clk.num_fclk_levels; i++) { in dml2_init_soc_states()
532 dml2->config.bbox_overrides.clks_table.clk_entries[i].fclk_mhz; in dml2_init_soc_states()
535 for (i = 0; i < dml2->config.bbox_overrides.clks_table.num_entries_per_clk.num_memclk_levels; i++) { in dml2_init_soc_states()
537 dml2->config.bbox_overrides.clks_table in dml2_init_soc_states()
[all...]
H A Ddml2_wrapper.h198 struct dml2_clks_limit_table clks_table; member
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn32/
H A Ddcn32_fpu.c3318 dc->dml2_options.bbox_overrides.clks_table.num_states = dc->clk_mgr->bw_params->clk_table.num_entries; in dcn32_update_bw_bounding_box_fpu()
3320 dc->dml2_options.bbox_overrides.clks_table.num_entries_per_clk.num_dcfclk_levels = in dcn32_update_bw_bounding_box_fpu()
3323 dc->dml2_options.bbox_overrides.clks_table.num_entries_per_clk.num_fclk_levels = in dcn32_update_bw_bounding_box_fpu()
3326 dc->dml2_options.bbox_overrides.clks_table.num_entries_per_clk.num_memclk_levels = in dcn32_update_bw_bounding_box_fpu()
3329 dc->dml2_options.bbox_overrides.clks_table.num_entries_per_clk.num_socclk_levels = in dcn32_update_bw_bounding_box_fpu()
3332 dc->dml2_options.bbox_overrides.clks_table.num_entries_per_clk.num_dtbclk_levels = in dcn32_update_bw_bounding_box_fpu()
3335 dc->dml2_options.bbox_overrides.clks_table.num_entries_per_clk.num_dispclk_levels = in dcn32_update_bw_bounding_box_fpu()
3338 dc->dml2_options.bbox_overrides.clks_table.num_entries_per_clk.num_dppclk_levels = in dcn32_update_bw_bounding_box_fpu()
3343 dc->dml2_options.bbox_overrides.clks_table.clk_entries[i].dcfclk_mhz = in dcn32_update_bw_bounding_box_fpu()
3349 dc->dml2_options.bbox_overrides.clks_table in dcn32_update_bw_bounding_box_fpu()
[all...]