Home
last modified time | relevance | path

Searched refs:base_reg (Results 1 – 25 of 50) sorted by relevance

12

/linux/drivers/accel/habanalabs/goya/
H A Dgoya_coresight.c232 u64 base_reg; in goya_config_stm() local
241 base_reg = debug_stm_regs[params->reg_idx] - CFG_BASE; in goya_config_stm()
243 WREG32(base_reg + 0xFB0, CORESIGHT_UNLOCK); in goya_config_stm()
251 WREG32(base_reg + 0xE80, 0x80004); in goya_config_stm()
252 WREG32(base_reg + 0xD64, 7); in goya_config_stm()
253 WREG32(base_reg + 0xD60, 0); in goya_config_stm()
254 WREG32(base_reg + 0xD00, lower_32_bits(input->he_mask)); in goya_config_stm()
255 WREG32(base_reg + 0xD20, lower_32_bits(input->sp_mask)); in goya_config_stm()
256 WREG32(base_reg + 0xD60, 1); in goya_config_stm()
257 WREG32(base_reg in goya_config_stm()
305 u64 base_reg; goya_config_etf() local
487 u64 base_reg; goya_config_funnel() local
507 u64 base_reg; goya_config_bmon() local
578 u64 base_reg; goya_config_spmu() local
[all...]
/linux/arch/sparc/include/asm/
H A Dwinmacro.h38 #define LOAD_PT_INS(base_reg) \ argument
39 ldd [%base_reg + STACKFRAME_SZ + PT_I0], %i0; \
40 ldd [%base_reg + STACKFRAME_SZ + PT_I2], %i2; \
41 ldd [%base_reg + STACKFRAME_SZ + PT_I4], %i4; \
42 ldd [%base_reg + STACKFRAME_SZ + PT_I6], %i6;
44 #define LOAD_PT_GLOBALS(base_reg) \ argument
45 ld [%base_reg + STACKFRAME_SZ + PT_G1], %g1; \
46 ldd [%base_reg + STACKFRAME_SZ + PT_G2], %g2; \
47 ldd [%base_reg + STACKFRAME_SZ + PT_G4], %g4; \
48 ldd [%base_reg
50 LOAD_PT_YREG(base_reg,scratch) global() argument
54 LOAD_PT_PRIV(base_reg,pt_psr,pt_pc,pt_npc) global() argument
59 LOAD_PT_ALL(base_reg,pt_psr,pt_pc,pt_npc,scratch) global() argument
65 STORE_PT_INS(base_reg) global() argument
71 STORE_PT_GLOBALS(base_reg) global() argument
77 STORE_PT_YREG(base_reg,scratch) global() argument
81 STORE_PT_PRIV(base_reg,pt_psr,pt_pc,pt_npc) global() argument
86 STORE_PT_ALL(base_reg,reg_psr,reg_pc,reg_npc,g_scratch) global() argument
[all...]
/linux/drivers/accel/habanalabs/gaudi/
H A Dgaudi_coresight.c394 u64 base_reg; in gaudi_config_stm() local
403 base_reg = debug_stm_regs[params->reg_idx] - CFG_BASE; in gaudi_config_stm()
405 WREG32(base_reg + 0xFB0, CORESIGHT_UNLOCK); in gaudi_config_stm()
413 WREG32(base_reg + 0xE80, 0x80004); in gaudi_config_stm()
414 WREG32(base_reg + 0xD64, 7); in gaudi_config_stm()
415 WREG32(base_reg + 0xD60, 0); in gaudi_config_stm()
416 WREG32(base_reg + 0xD00, lower_32_bits(input->he_mask)); in gaudi_config_stm()
417 WREG32(base_reg + 0xD60, 1); in gaudi_config_stm()
418 WREG32(base_reg + 0xD00, upper_32_bits(input->he_mask)); in gaudi_config_stm()
419 WREG32(base_reg in gaudi_config_stm()
472 u64 base_reg; gaudi_config_etf() local
701 u64 base_reg; gaudi_config_funnel() local
721 u64 base_reg; gaudi_config_bmon() local
782 u64 base_reg; gaudi_config_spmu() local
[all...]
/linux/drivers/base/regmap/
H A Dregcache-rbtree.c27 unsigned int base_reg; member
44 *base = rbnode->base_reg; in regcache_rbtree_get_base_top_reg()
45 *top = rbnode->base_reg + ((rbnode->blklen - 1) * map->reg_stride); in regcache_rbtree_get_base_top_reg()
68 unsigned int base_reg, top_reg; in regcache_rbtree_lookup() local
72 regcache_rbtree_get_base_top_reg(map, rbnode, &base_reg, in regcache_rbtree_lookup()
74 if (reg >= base_reg && reg <= top_reg) in regcache_rbtree_lookup()
81 regcache_rbtree_get_base_top_reg(map, rbnode, &base_reg, in regcache_rbtree_lookup()
83 if (reg >= base_reg && reg <= top_reg) { in regcache_rbtree_lookup()
88 } else if (reg < base_reg) { in regcache_rbtree_lookup()
102 unsigned int base_reg; in regcache_rbtree_insert() local
264 regcache_rbtree_insert_to_block(struct regmap * map,struct regcache_rbtree_node * rbnode,unsigned int base_reg,unsigned int top_reg,unsigned int reg,unsigned int value) regcache_rbtree_insert_to_block() argument
385 unsigned int base_reg, top_reg; regcache_rbtree_write() local
469 unsigned int base_reg, top_reg; regcache_rbtree_sync() local
514 unsigned int base_reg, top_reg; regcache_rbtree_drop() local
[all...]
/linux/drivers/crypto/intel/keembay/
H A Docs-aes.c207 iowrite32(0x7FF, aes_dev->base_reg + AES_BYTE_ORDER_CFG_OFFSET); in aes_a_set_endianness()
213 iowrite32(AES_ACTIVE_TRIGGER, aes_dev->base_reg + AES_ACTIVE_OFFSET); in aes_a_op_trigger()
220 aes_dev->base_reg + AES_ACTIVE_OFFSET); in aes_a_op_termination()
235 aes_dev->base_reg + AES_ACTIVE_OFFSET); in aes_a_set_last_gcx()
244 aes_active_reg = ioread32(aes_dev->base_reg + in aes_a_wait_last_gcx()
255 reg = ioread32(aes_dev->base_reg + AES_A_DMA_STATUS_OFFSET); in aes_a_dma_wait_input_buffer_occupancy()
269 aes_dev->base_reg + AES_ACTIVE_OFFSET); in aes_a_set_last_gcx_and_adata()
275 iowrite32(0, aes_dev->base_reg + AES_A_DMA_SRC_SIZE_OFFSET); in aes_a_dma_set_xfer_size_zero()
276 iowrite32(0, aes_dev->base_reg + AES_A_DMA_DST_SIZE_OFFSET); in aes_a_dma_set_xfer_size_zero()
283 aes_dev->base_reg in aes_a_dma_active()
[all...]
H A Dkeembay-ocs-ecc.c79 * @base_reg: IO base address of OCS ECC
87 void __iomem *base_reg; member
137 return readl_poll_timeout((dev->base_reg + HW_OFFS_OCS_ECC_STATUS), in ocs_ecc_wait_idle()
146 ecc_dev->base_reg + HW_OFFS_OCS_ECC_COMMAND); in ocs_ecc_cmd_start()
156 iowrite32(op_size | inst, dev->base_reg + HW_OFFS_OCS_ECC_COMMAND); in ocs_ecc_write_cmd_and_data()
159 memcpy_toio(dev->base_reg + HW_OFFS_OCS_ECC_DATA_IN, data_in, in ocs_ecc_write_cmd_and_data()
169 iowrite32(ECC_ENABLE_INTR, ecc_dev->base_reg + HW_OFFS_OCS_ECC_IER); in ocs_ecc_trigger_op()
170 iowrite32(op_size | inst, ecc_dev->base_reg + HW_OFFS_OCS_ECC_COMMAND); in ocs_ecc_trigger_op()
185 memcpy_fromio(cx_out, dev->base_reg + HW_OFFS_OCS_ECC_CX_DATA_OUT, in ocs_ecc_read_cx_out()
199 memcpy_fromio(cy_out, dev->base_reg in ocs_ecc_read_cy_out()
[all...]
/linux/drivers/accel/habanalabs/gaudi2/
H A Dgaudi2_coresight.c1955 const u64 base_reg) in gaudi2_unlock_coresight_unit() argument
1959 WREG32(base_reg + mmCORESIGHT_UNLOCK_REGISTER_OFFSET, CORESIGHT_UNLOCK); in gaudi2_unlock_coresight_unit()
1961 rc = gaudi2_coresight_timeout(hdev, base_reg + mmCORESIGHT_UNLOCK_STATUS_REGISTER_OFFSET, in gaudi2_unlock_coresight_unit()
1967 base_reg); in gaudi2_unlock_coresight_unit()
1975 u64 base_reg; in gaudi2_config_stm() local
1985 base_reg = debug_stm_regs[params->reg_idx]; in gaudi2_config_stm()
1990 if (!base_reg) in gaudi2_config_stm()
1997 read_reg = RREG32(base_reg + mmSTM_STMDMAIDR_OFFSET); in gaudi2_config_stm()
2001 rc = gaudi2_unlock_coresight_unit(hdev, base_reg); in gaudi2_config_stm()
2011 WREG32(base_reg in gaudi2_config_stm()
2062 u64 base_reg; gaudi2_config_etf() local
2302 u64 base_reg; gaudi2_config_funnel() local
2342 u64 base_reg; gaudi2_config_bmon() local
2443 u64 base_reg; gaudi2_config_spmu() local
[all...]
/linux/drivers/gpu/drm/imx/dcss/
H A Ddcss-blkctl.c26 void __iomem *base_reg; member
32 dcss_writel(0, blkctl->base_reg + DCSS_BLKCTL_CONTROL0); in dcss_blkctl_cfg()
35 blkctl->base_reg + DCSS_BLKCTL_CONTROL0); in dcss_blkctl_cfg()
38 blkctl->base_reg + DCSS_BLKCTL_RESET_CTRL); in dcss_blkctl_cfg()
49 blkctl->base_reg = devm_ioremap(dcss->dev, blkctl_base, SZ_4K); in dcss_blkctl_init()
50 if (!blkctl->base_reg) { in dcss_blkctl_init()
H A Ddcss-ss.c64 void __iomem *base_reg; member
76 dcss_writel(val, ss->base_reg + ofs); in dcss_ss_write()
94 ss->base_reg = devm_ioremap(ss->dev, ss_base, SZ_4K); in dcss_ss_init()
95 if (!ss->base_reg) { in dcss_ss_init()
109 dcss_writel(0, ss->base_reg + DCSS_SS_SYS_CTRL); in dcss_ss_exit()
172 dcss_writel(0, ss->base_reg + DCSS_SS_SYS_CTRL); in dcss_ss_shutoff()
H A Ddcss-dpr.c93 void __iomem *base_reg; member
138 ch->base_reg = devm_ioremap(dpr->dev, ch->base_ofs, SZ_4K); in dcss_dpr_ch_init_all()
139 if (!ch->base_reg) { in dcss_dpr_ch_init_all()
148 dcss_writel(0xff, ch->base_reg + DCSS_DPR_IRQ_MASK); in dcss_dpr_ch_init_all()
181 dcss_writel(0, ch->base_reg + DCSS_DPR_SYSTEM_CTRL0); in dcss_dpr_exit()
/linux/arch/arm/mach-omap1/
H A Dirq.c58 unsigned long base_reg; member
116 { .base_reg = OMAP_IH1_BASE, .trigger_map = 0xb3febfff },
117 { .base_reg = OMAP_IH2_BASE, .trigger_map = 0xffbfffed },
120 { .base_reg = OMAP_IH1_BASE, .trigger_map = 0xb3faefc3 },
121 { .base_reg = OMAP_IH2_BASE, .trigger_map = 0x65b3c061 },
128 { .base_reg = OMAP_IH1_BASE, .trigger_map = 0xb3fefe8f },
129 { .base_reg = OMAP_IH2_BASE, .trigger_map = 0xfdb7c1fd },
130 { .base_reg = OMAP_IH2_BASE + 0x100, .trigger_map = 0xffffb7ff },
131 { .base_reg = OMAP_IH2_BASE + 0x200, .trigger_map = 0xffffffff },
208 irq_banks[i].va = ioremap(irq_banks[i].base_reg, in omap1_init_irq()
[all...]
/linux/sound/soc/codecs/
H A Darizona.h168 #define ARIZONA_MUX_ENUMS(name, base_reg) \ argument
169 static ARIZONA_MUX_ENUM_DECL(name##_enum, base_reg); \
172 #define ARIZONA_MIXER_ENUMS(name, base_reg) \ argument
173 ARIZONA_MUX_ENUMS(name##_in1, base_reg); \
174 ARIZONA_MUX_ENUMS(name##_in2, base_reg + 2); \
175 ARIZONA_MUX_ENUMS(name##_in3, base_reg + 4); \
176 ARIZONA_MUX_ENUMS(name##_in4, base_reg + 6)
178 #define ARIZONA_DSP_AUX_ENUMS(name, base_reg) \ argument
179 ARIZONA_MUX_ENUMS(name##_aux1, base_reg); \
180 ARIZONA_MUX_ENUMS(name##_aux2, base_reg
[all...]
H A Dmadera.h215 #define MADERA_MUX_ENUMS(name, base_reg) \ argument
216 static MADERA_MUX_ENUM_DECL(name##_enum, base_reg); \
219 #define MADERA_MIXER_ENUMS(name, base_reg) \ argument
220 MADERA_MUX_ENUMS(name##_in1, base_reg); \
221 MADERA_MUX_ENUMS(name##_in2, base_reg + 2); \
222 MADERA_MUX_ENUMS(name##_in3, base_reg + 4); \
223 MADERA_MUX_ENUMS(name##_in4, base_reg + 6)
225 #define MADERA_DSP_AUX_ENUMS(name, base_reg) \ argument
226 MADERA_MUX_ENUMS(name##_aux1, base_reg); \
227 MADERA_MUX_ENUMS(name##_aux2, base_reg
[all...]
H A Dcs48l32.h115 #define CS48L32_MUX_ENUMS(name, base_reg) \ argument
116 static CS48L32_MUX_ENUM_DECL(name##_enum, base_reg); \
119 #define CS48L32_MIXER_ENUMS(name, base_reg) \ argument
120 CS48L32_MUX_ENUMS(name##_in1, base_reg); \
121 CS48L32_MUX_ENUMS(name##_in2, base_reg + 4); \
122 CS48L32_MUX_ENUMS(name##_in3, base_reg + 8); \
123 CS48L32_MUX_ENUMS(name##_in4, base_reg + 12)
/linux/drivers/gpu/drm/sun4i/
H A Dsun8i_csc.c116 u32 base_reg; in sun8i_csc_set_coefficients() local
123 base_reg = SUN8I_CSC_COEFF(base, 0); in sun8i_csc_set_coefficients()
124 regmap_bulk_write(map, base_reg, table, 12); in sun8i_csc_set_coefficients()
129 base_reg = SUN8I_CSC_COEFF(base, i + 1); in sun8i_csc_set_coefficients()
131 base_reg = SUN8I_CSC_COEFF(base, i - 1); in sun8i_csc_set_coefficients()
133 base_reg = SUN8I_CSC_COEFF(base, i); in sun8i_csc_set_coefficients()
134 regmap_write(map, base_reg, table[i]); in sun8i_csc_set_coefficients()
/linux/drivers/clk/
H A Dclk-en7523.c48 u32 base_reg; member
101 .base_reg = REG_GSW_CLK_DIV_SEL,
115 .base_reg = REG_EMI_CLK_DIV_SEL,
129 .base_reg = REG_BUS_CLK_DIV_SEL,
143 .base_reg = REG_SPI_CLK_FREQ_SEL,
158 .base_reg = REG_SPI_CLK_DIV_SEL,
170 .base_reg = REG_NPU_CLK_DIV_SEL,
184 .base_reg = REG_CRYPTO_CLKSRC,
197 .base_reg = REG_GSW_CLK_DIV_SEL,
211 .base_reg
[all...]
/linux/drivers/media/dvb-frontends/
H A Ddibx000_common.c82 while (((status = dibx000_read_word(mst, mst->base_reg + 2)) & 0x0100) == 0 && --i > 0) in dibx000_is_i2c_done()
105 dibx000_read_word(mst, mst->base_reg + 2); in dibx000_master_i2c_write()
112 dibx000_write_word(mst, mst->base_reg, data); in dibx000_master_i2c_write()
129 dibx000_write_word(mst, mst->base_reg+1, da); in dibx000_master_i2c_write()
161 dibx000_write_word(mst, mst->base_reg+1, da); in dibx000_master_i2c_read()
169 da = dibx000_read_word(mst, mst->base_reg); in dibx000_master_i2c_read()
188 return dibx000_write_word(mst, mst->base_reg + 3, (u16)(60000 / speed)); in dibx000_i2c_set_speed()
204 return dibx000_write_word(mst, mst->base_reg + 4, intf); in dibx000_i2c_select_interface()
277 tx[0] = (((mst->base_reg + 1) >> 8) & 0xff); in dibx000_i2c_gate_ctrl()
278 tx[1] = ((mst->base_reg in dibx000_i2c_gate_ctrl()
[all...]
/linux/arch/mips/kernel/
H A Dmips-cm.c206 u32 base_reg; in mips_cm_l2sync_phys_base() local
212 base_reg = read_gcr_l2_only_sync_base(); in mips_cm_l2sync_phys_base()
213 if (base_reg & CM_GCR_L2_ONLY_SYNC_BASE_SYNCEN) in mips_cm_l2sync_phys_base()
214 return base_reg & CM_GCR_L2_ONLY_SYNC_BASE_SYNCBASE; in mips_cm_l2sync_phys_base()
263 u32 base_reg; in mips_cm_probe() local
283 base_reg = read_gcr_base(); in mips_cm_probe()
284 if ((base_reg & CM_GCR_BASE_GCRBASE) != addr) { in mips_cm_probe()
/linux/sound/soc/cirrus/
H A Dep93xx-i2s.c96 unsigned base_reg; in ep93xx_i2s_enable() local
111 base_reg = EP93XX_I2S_TX0EN; in ep93xx_i2s_enable()
113 base_reg = EP93XX_I2S_RX0EN; in ep93xx_i2s_enable()
114 ep93xx_i2s_write_reg(info, base_reg, 1); in ep93xx_i2s_enable()
126 unsigned base_reg; in ep93xx_i2s_disable() local
135 base_reg = EP93XX_I2S_TX0EN; in ep93xx_i2s_disable()
137 base_reg = EP93XX_I2S_RX0EN; in ep93xx_i2s_disable()
138 ep93xx_i2s_write_reg(info, base_reg, 0); in ep93xx_i2s_disable()
/linux/drivers/bus/
H A Duniphier-system-bus.c118 void __iomem *base_reg = priv->membase + UNIPHIER_SBC_BASE; in uniphier_system_bus_check_boot_swap() local
121 is_swapped = !(readl(base_reg) & UNIPHIER_SBC_BASE_BE); in uniphier_system_bus_check_boot_swap()
136 void __iomem *base_reg = priv->membase + UNIPHIER_SBC_BASE; in uniphier_system_bus_set_reg() local
171 writel(val, base_reg + UNIPHIER_SBC_STRIDE * i); in uniphier_system_bus_set_reg()
/linux/drivers/input/keyboard/
H A Dtm2-touchkey.c38 u8 base_reg; member
58 .base_reg = 0x00,
65 .base_reg = 0x00,
79 .base_reg = 0x00,
107 touchkey->variant->base_reg, data); in tm2_touchkey_led_brightness_set()
/linux/tools/testing/selftests/powerpc/include/
H A Dbasic_asm.h97 .macro OP_REGS op, reg_width, start_reg, end_reg, base_reg, base_reg_offset=0, skip=0
100 \op i, (\reg_width * (i - \skip) + \base_reg_offset)(\base_reg)
/linux/drivers/clk/tegra/
H A Dclk-tegra124.c188 .base_reg = PLLX_BASE,
222 .base_reg = PLLC_BASE,
276 .base_reg = PLLC2_BASE,
298 .base_reg = PLLC3_BASE,
357 .base_reg = PLLC4_BASE,
420 .base_reg = PLLM_BASE,
477 .base_reg = PLLE_BASE,
516 .base_reg = PLLRE_BASE,
553 .base_reg = PLLP_BASE,
582 .base_reg
[all...]
H A Dclk-tegra210.c785 if (readl_relaxed(clk_base + pllcx->params->base_reg) & PLL_ENABLE) { in tegra210_pllcx_set_defaults()
834 u32 val = readl_relaxed(clk_base + plla->params->base_reg); in tegra210_plla_set_defaults()
871 writel_relaxed(val, clk_base + plla->params->base_reg); in tegra210_plla_set_defaults()
890 if (readl_relaxed(clk_base + plld->params->base_reg) & in tegra210_plld_set_defaults()
940 u32 val = readl_relaxed(clk_base + plldss->params->base_reg); in plldss_defaults()
991 plldss->params->base_reg); in plldss_defaults()
1006 writel_relaxed(val, clk_base + plldss->params->base_reg); in plldss_defaults()
1059 u32 val = readl_relaxed(clk_base + pllre->params->base_reg); in tegra210_pllre_set_defaults()
1103 writel_relaxed(val, clk_base + pllre->params->base_reg); in tegra210_pllre_set_defaults()
1188 if (readl_relaxed(clk_base + pllx->params->base_reg) in tegra210_pllx_set_defaults()
[all...]
H A Dclk-tegra114.c184 .base_reg = PLLC_BASE,
235 .base_reg = PLLC2_BASE,
257 .base_reg = PLLC3_BASE,
306 .base_reg = PLLM_BASE,
346 .base_reg = PLLP_BASE,
376 .base_reg = PLLA_BASE,
412 .base_reg = PLLD_BASE,
430 .base_reg = PLLD2_BASE,
472 .base_reg = PLLU_BASE,
501 .base_reg
[all...]

12