Home
last modified time | relevance | path

Searched refs:SOC_ENUM_EXT (Results 1 – 25 of 72) sorted by relevance

123

/linux/sound/soc/codecs/
H A Dcs47l92.c444 SOC_ENUM_EXT("DFC1RX Width", madera_dfc_width[0],
446 SOC_ENUM_EXT("DFC1RX Type", madera_dfc_type[0],
448 SOC_ENUM_EXT("DFC1TX Width", madera_dfc_width[1],
450 SOC_ENUM_EXT("DFC1TX Type", madera_dfc_type[1],
452 SOC_ENUM_EXT("DFC2RX Width", madera_dfc_width[2],
454 SOC_ENUM_EXT("DFC2RX Type", madera_dfc_type[2],
456 SOC_ENUM_EXT("DFC2TX Width", madera_dfc_width[3],
458 SOC_ENUM_EXT("DFC2TX Type", madera_dfc_type[3],
460 SOC_ENUM_EXT("DFC3RX Width", madera_dfc_width[4],
462 SOC_ENUM_EXT("DFC3R
[all...]
H A Dcs47l90.c435 SOC_ENUM_EXT("DFC1RX Width", madera_dfc_width[0],
437 SOC_ENUM_EXT("DFC1RX Type", madera_dfc_type[0],
439 SOC_ENUM_EXT("DFC1TX Width", madera_dfc_width[1],
441 SOC_ENUM_EXT("DFC1TX Type", madera_dfc_type[1],
443 SOC_ENUM_EXT("DFC2RX Width", madera_dfc_width[2],
445 SOC_ENUM_EXT("DFC2RX Type", madera_dfc_type[2],
447 SOC_ENUM_EXT("DFC2TX Width", madera_dfc_width[3],
449 SOC_ENUM_EXT("DFC2TX Type", madera_dfc_type[3],
451 SOC_ENUM_EXT("DFC3RX Width", madera_dfc_width[4],
453 SOC_ENUM_EXT("DFC3R
[all...]
H A Dpeb2466.c534 SOC_ENUM_EXT("DAC0 TG1 Freq", peb2466_tg_freq[0][0],
536 SOC_ENUM_EXT("DAC1 TG1 Freq", peb2466_tg_freq[1][0],
538 SOC_ENUM_EXT("DAC2 TG1 Freq", peb2466_tg_freq[2][0],
540 SOC_ENUM_EXT("DAC3 TG1 Freq", peb2466_tg_freq[3][0],
543 SOC_ENUM_EXT("DAC0 TG2 Freq", peb2466_tg_freq[0][1],
545 SOC_ENUM_EXT("DAC1 TG2 Freq", peb2466_tg_freq[1][1],
547 SOC_ENUM_EXT("DAC2 TG2 Freq", peb2466_tg_freq[2][1],
549 SOC_ENUM_EXT("DAC3 TG2 Freq", peb2466_tg_freq[3][1],
H A Dlpass-tx-macro.c2054 SOC_ENUM_EXT("DEC0 MODE", dec_mode_mux_enum[0],
2057 SOC_ENUM_EXT("DEC1 MODE", dec_mode_mux_enum[1],
2060 SOC_ENUM_EXT("DEC2 MODE", dec_mode_mux_enum[2],
2063 SOC_ENUM_EXT("DEC3 MODE", dec_mode_mux_enum[3],
2066 SOC_ENUM_EXT("DEC4 MODE", dec_mode_mux_enum[4],
2069 SOC_ENUM_EXT("DEC5 MODE", dec_mode_mux_enum[5],
2072 SOC_ENUM_EXT("DEC6 MODE", dec_mode_mux_enum[6],
2075 SOC_ENUM_EXT("DEC7 MODE", dec_mode_mux_enum[7],
H A Dcs42l43.c1135 SOC_ENUM_EXT("Jack Override", cs42l43_jack_enum,
1198 SOC_ENUM_EXT("Decimator 1 Ramp Up", cs42l43_dec1_ramp_up,
1200 SOC_ENUM_EXT("Decimator 1 Ramp Down", cs42l43_dec1_ramp_down,
1202 SOC_ENUM_EXT("Decimator 2 Ramp Up", cs42l43_dec2_ramp_up,
1204 SOC_ENUM_EXT("Decimator 2 Ramp Down", cs42l43_dec2_ramp_down,
1206 SOC_ENUM_EXT("Decimator 3 Ramp Up", cs42l43_dec3_ramp_up,
1208 SOC_ENUM_EXT("Decimator 3 Ramp Down", cs42l43_dec3_ramp_down,
1210 SOC_ENUM_EXT("Decimator 4 Ramp Up", cs42l43_dec4_ramp_up,
1212 SOC_ENUM_EXT("Decimator 4 Ramp Down", cs42l43_dec4_ramp_down,
H A Dcs48l32.h171 SOC_ENUM_EXT(name, enum, snd_soc_get_enum_double, cs48l32_rate_put)
174 SOC_ENUM_EXT(name " Rate", cs48l32_dsp_rate_enum[num], \
H A Dwl1273.c267 SOC_ENUM_EXT("Codec Mode", wl1273_enum,
269 SOC_ENUM_EXT("Audio Switch", wl1273_audio_enum,
H A Dda732x.c450 SOC_ENUM_EXT("DAC1 High Pass Filter Mode",
455 SOC_ENUM_EXT("DAC2 High Pass Filter Mode",
460 SOC_ENUM_EXT("DAC3 High Pass Filter Mode",
465 SOC_ENUM_EXT("ADC1 High Pass Filter Mode",
470 SOC_ENUM_EXT("ADC2 High Pass Filter Mode",
H A Dwm_adsp.h79 SOC_ENUM_EXT(dspname " Firmware", wm_adsp_fw_enum[num], \
H A Dwm8958-dsp2.c927 SOC_ENUM_EXT("MBC Mode", wm8994->mbc_enum, in wm8958_dsp2_init()
953 SOC_ENUM_EXT("VSS Mode", wm8994->vss_enum, in wm8958_dsp2_init()
979 SOC_ENUM_EXT("VSS HPF Mode", wm8994->vss_hpf_enum, in wm8958_dsp2_init()
1007 SOC_ENUM_EXT("Enhanced EQ Mode", wm8994->enh_eq_enum, in wm8958_dsp2_init()
H A Dsma1307.c1029 SOC_ENUM_EXT("Binary Mode", sma1307_binary_mode_enum,
1036 SOC_ENUM_EXT(SMA1307_TDM_RX0_POS_NAME, sma1307_tdm_slot_enum,
1038 SOC_ENUM_EXT(SMA1307_TDM_RX1_POS_NAME, sma1307_tdm_slot_enum,
1040 SOC_ENUM_EXT(SMA1307_TDM_TX0_POS_NAME, sma1307_tdm_slot_enum,
1042 SOC_ENUM_EXT(SMA1307_TDM_TX1_POS_NAME, sma1307_tdm_slot_enum,
1044 SOC_ENUM_EXT(SMA1307_RESET_CTRL_NAME, sma1307_reset_enum,
H A Dwcd939x.c1648 SOC_ENUM_EXT("RX HPH Mode", rx_hph_mode_mux_enum_wcd9390,
1651 SOC_ENUM_EXT("TX0 MODE", tx0_mode_mux_enum_wcd9390,
1653 SOC_ENUM_EXT("TX1 MODE", tx1_mode_mux_enum_wcd9390,
1655 SOC_ENUM_EXT("TX2 MODE", tx2_mode_mux_enum_wcd9390,
1657 SOC_ENUM_EXT("TX3 MODE", tx3_mode_mux_enum_wcd9390,
1662 SOC_ENUM_EXT("RX HPH Mode", rx_hph_mode_mux_enum,
1665 SOC_ENUM_EXT("TX0 MODE", tx0_mode_mux_enum,
1667 SOC_ENUM_EXT("TX1 MODE", tx1_mode_mux_enum,
1669 SOC_ENUM_EXT("TX2 MODE", tx2_mode_mux_enum,
1671 SOC_ENUM_EXT("TX
[all...]
H A Dwcd938x.c1821 SOC_ENUM_EXT("RX HPH Mode", rx_hph_mode_mux_enum_wcd9380,
1823 SOC_ENUM_EXT("TX0 MODE", tx0_mode_enum_wcd9380,
1825 SOC_ENUM_EXT("TX1 MODE", tx1_mode_enum_wcd9380,
1827 SOC_ENUM_EXT("TX2 MODE", tx2_mode_enum_wcd9380,
1829 SOC_ENUM_EXT("TX3 MODE", tx3_mode_enum_wcd9380,
1834 SOC_ENUM_EXT("RX HPH Mode", rx_hph_mode_mux_enum,
1836 SOC_ENUM_EXT("TX0 MODE", tx0_mode_enum_wcd9385,
1838 SOC_ENUM_EXT("TX1 MODE", tx1_mode_enum_wcd9385,
1840 SOC_ENUM_EXT("TX2 MODE", tx2_mode_enum_wcd9385,
1842 SOC_ENUM_EXT("TX
[all...]
H A Dak4458.c242 SOC_ENUM_EXT("AK4458 Digital Filter Setting", ak4458_digfil_enum,
287 SOC_ENUM_EXT("AK4497 Digital Filter Setting", ak4458_digfil_enum,
/linux/sound/soc/mediatek/mt8186/
H A Dmt8186-misc-control.c229 SOC_ENUM_EXT("Audio_SineGen_Switch", mt8186_afe_sgen_enum[0],
231 SOC_ENUM_EXT("Audio_SineGen_SampleRate", mt8186_afe_sgen_enum[1],
233 SOC_ENUM_EXT("Audio_SineGen_Amplitude", mt8186_afe_sgen_enum[2],
H A Dmt8186-dai-i2s.c153 SOC_ENUM_EXT(MTK_AFE_I2S0_KCONTROL_NAME, mt8186_i2s_enum[0],
155 SOC_ENUM_EXT(MTK_AFE_I2S1_KCONTROL_NAME, mt8186_i2s_enum[0],
157 SOC_ENUM_EXT(MTK_AFE_I2S2_KCONTROL_NAME, mt8186_i2s_enum[0],
159 SOC_ENUM_EXT(MTK_AFE_I2S3_KCONTROL_NAME, mt8186_i2s_enum[0],
/linux/sound/soc/tegra/
H A Dtegra186_dspk.c396 SOC_ENUM_EXT("OSR Value", tegra186_dspk_osr_enum,
398 SOC_ENUM_EXT("LR Polarity Select", tegra186_dspk_lrsel_enum,
400 SOC_ENUM_EXT("Channel Select", tegra186_dspk_ch_sel_enum,
402 SOC_ENUM_EXT("Mono To Stereo", tegra186_dspk_mono_conv_enum,
405 SOC_ENUM_EXT("Stereo To Mono", tegra186_dspk_stereo_conv_enum,
H A Dtegra210_dmic.c406 SOC_ENUM_EXT("Channel Select", tegra210_dmic_ch_enum,
408 SOC_ENUM_EXT("Mono To Stereo",
412 SOC_ENUM_EXT("Stereo To Mono",
416 SOC_ENUM_EXT("OSR Value", tegra210_dmic_osr_enum,
418 SOC_ENUM_EXT("LR Polarity Select", tegra210_dmic_lrsel_enum,
H A Dtegra186_asrc.c750 SOC_ENUM_EXT("Ratio1 Source", src_select1,
754 SOC_ENUM_EXT("Ratio2 Source", src_select2,
758 SOC_ENUM_EXT("Ratio3 Source", src_select3,
762 SOC_ENUM_EXT("Ratio4 Source", src_select4,
766 SOC_ENUM_EXT("Ratio5 Source", src_select5,
770 SOC_ENUM_EXT("Ratio6 Source", src_select6,
H A Dtegra210_sfc.c3480 SOC_ENUM_EXT("Input Stereo To Mono", tegra210_sfc_stereo_conv_enum,
3483 SOC_ENUM_EXT("Input Mono To Stereo", tegra210_sfc_mono_conv_enum,
3486 SOC_ENUM_EXT("Output Stereo To Mono", tegra210_sfc_stereo_conv_enum,
3489 SOC_ENUM_EXT("Output Mono To Stereo", tegra210_sfc_mono_conv_enum,
H A Dtegra210_mbdrc.c534 SOC_ENUM_EXT("MBDRC Peak RMS Mode", tegra210_mbdrc_peak_rms_enum,
537 SOC_ENUM_EXT("MBDRC Filter Structure",
541 SOC_ENUM_EXT("MBDRC Frame Size", tegra210_mbdrc_frame_size_enum,
544 SOC_ENUM_EXT("MBDRC Mode", tegra210_mbdrc_mode_enum,
H A Dtegra210_i2s.c807 SOC_ENUM_EXT("Capture Stereo To Mono", tegra210_i2s_stereo_conv_enum,
810 SOC_ENUM_EXT("Capture Mono To Stereo", tegra210_i2s_mono_conv_enum,
813 SOC_ENUM_EXT("Playback Stereo To Mono", tegra210_i2s_stereo_conv_enum,
816 SOC_ENUM_EXT("Playback Mono To Stereo", tegra210_i2s_mono_conv_enum,
/linux/sound/soc/mediatek/mt8188/
H A Dmt8188-dai-dmic.c595 SOC_ENUM_EXT("DMIC1_HW_GAIN_EN", dmic_gain_on_enum,
598 SOC_ENUM_EXT("DMIC2_HW_GAIN_EN", dmic_gain_on_enum,
601 SOC_ENUM_EXT("DMIC3_HW_GAIN_EN", dmic_gain_on_enum,
604 SOC_ENUM_EXT("DMIC4_HW_GAIN_EN", dmic_gain_on_enum,
/linux/sound/soc/mediatek/mt8192/
H A Dmt8192-dai-i2s.c184 SOC_ENUM_EXT(MTK_AFE_I2S0_KCONTROL_NAME, mt8192_i2s_enum,
186 SOC_ENUM_EXT(MTK_AFE_I2S1_KCONTROL_NAME, mt8192_i2s_enum,
188 SOC_ENUM_EXT(MTK_AFE_I2S2_KCONTROL_NAME, mt8192_i2s_enum,
190 SOC_ENUM_EXT(MTK_AFE_I2S3_KCONTROL_NAME, mt8192_i2s_enum,
192 SOC_ENUM_EXT(MTK_AFE_I2S5_KCONTROL_NAME, mt8192_i2s_enum,
194 SOC_ENUM_EXT(MTK_AFE_I2S6_KCONTROL_NAME, mt8192_i2s_enum,
196 SOC_ENUM_EXT(MTK_AFE_I2S7_KCONTROL_NAME, mt8192_i2s_enum,
198 SOC_ENUM_EXT(MTK_AFE_I2S8_KCONTROL_NAME, mt8192_i2s_enum,
200 SOC_ENUM_EXT(MTK_AFE_I2S9_KCONTROL_NAME, mt8192_i2s_enum,
/linux/sound/soc/fsl/
H A Dfsl_audmix.c202 SOC_ENUM_EXT("Mixing Clock Source", fsl_audmix_enum[0],
204 SOC_ENUM_EXT("Output Source", fsl_audmix_enum[1],

123