/linux/net/sctp/ |
H A D | Kconfig | 66 bool "Enable optional SHA1 hmac cookie generation" 68 Enable optional SHA1 hmac based SCTP cookie generation 86 bool "Enable optional SHA1 hmac cookie generation" 88 Enable optional SHA1 hmac based SCTP cookie generation
|
/linux/lib/crypto/sparc/ |
H A D | sha1_asm.S | 27 SHA1 64 SHA1
|
/linux/drivers/crypto/ |
H A D | Kconfig | 42 tristate "PadLock driver for SHA1 and SHA256 algorithms" 48 Use VIA PadLock for SHA1/SHA256 algorithms. 326 tristate "Support for OMAP MD5/SHA1/SHA2 hw accelerator" 335 OMAP processors have MD5/SHA1/SHA2 hw accelerator. Select this if you 336 want to use the OMAP module for MD5/SHA1/SHA2 algorithms. 411 Select this to offload Exynos from HASH MD5/SHA1/SHA256. 412 This will select software SHA1, MD5 and SHA256 as they are 474 Some Atmel processors have SHA1/SHA224/SHA256/SHA384/SHA512 477 SHA1/SHA224/SHA256/SHA384/SHA512 algorithms. 536 The Freescale i.MX23/i.MX28 has SHA1/SHA25 [all...] |
/linux/lib/crypto/arm64/ |
H A D | sha1.h | 37 if (cpu_have_named_feature(SHA1)) in sha1_mod_init_arch()
|
/linux/Documentation/driver-api/mtd/ |
H A D | spi-intel.rst | 61 The SHA1 sums must match. Otherwise do not continue any further! 80 The SHA1 sums should match.
|
/linux/Documentation/translations/zh_CN/security/ |
H A D | digsig.rst |
|
H A D | IMA-templates.rst |
|
/linux/tools/perf/tests/shell/ |
H A D | buildid.sh | 40 ex_sha1=$(mktemp /tmp/perf.ex.SHA1.XXX)
|
/linux/Documentation/translations/zh_CN/arch/arm64/ |
H A D | elf_hwcaps.rst | 77 ID_AA64ISAR0_EL1.SHA1 == 0b0001 表示有此功能。
|
/linux/Documentation/translations/zh_TW/arch/arm64/ |
H A D | elf_hwcaps.rst | 80 ID_AA64ISAR0_EL1.SHA1 == 0b0001 表示有此功能。
|
/linux/arch/sparc/include/asm/ |
H A D | opcodes.h | 23 #define SHA1 \ macro
|
/linux/Documentation/security/ |
H A D | digsig.rst | 47 keyid equals to SHA1[12-19] over the total key content.
|
H A D | IMA-templates.rst | 66 calculated with the SHA1 or MD5 hash algorithm;
|
/linux/Documentation/crypto/ |
H A D | api-intro.rst | 193 - Steve Reid (SHA1) 204 SHA1 algorithm contributors:
|
/linux/arch/arm64/include/asm/ |
H A D | hwcap.h | 68 #define KERNEL_HWCAP_SHA1 __khwcap_feature(SHA1)
|
/linux/Documentation/translations/sp_SP/process/ |
H A D | maintainer-kvm-x86.rst | 49 de una rama temática no tiene impacto en los hashes SHA1 de otros commit 436 árbol y la rama temática, junto con los SHA1 de los commits de los parches 449 Estabilidad SHA1 451 Los SHA1 no son 100% estables hasta que llegan al árbol de Linus. Un SHA1 454 actualización del correo electrónico de notificación si se aplica un SHA1
|
/linux/Documentation/arch/arm64/ |
H A D | cpu-feature-registers.rst | 143 | SHA1 | [11-8] | y | 346 | SHA1 | [11-8] | y |
|
H A D | elf_hwcaps.rst | 86 Functionality implied by ID_AA64ISAR0_EL1.SHA1 == 0b0001.
|
/linux/drivers/crypto/allwinner/ |
H A D | Kconfig | 22 and SHA1 and MD5 hash algorithms.
|
/linux/Documentation/process/ |
H A D | maintainer-kvm-x86.rst | 42 in-flight commits' SHA1 hashes, and having to reject a pull request due to bugs 376 SHA1 Stability 379 SHA1 is *usually* stable once a notification has been sent, but things happen. 381 patch's SHA1 changes. However, in some scenarios, e.g. if all KVM x86 branches
|
/linux/arch/arm64/kernel/ |
H A D | cpuinfo.c | 204 [COMPAT_KERNEL_HWCAP2(SHA1)] = "sha1",
|
/linux/tools/testing/selftests/kvm/arm64/ |
H A D | set_id_regs.c | 100 REG_FTR_BITS(FTR_LOWER_SAFE, ID_AA64ISAR0_EL1, SHA1, 0),
|
/linux/security/integrity/ima/ |
H A D | Kconfig | 97 bool "SHA1 (default)"
|
/linux/Documentation/ABI/testing/ |
H A D | sysfs-class-firmware-attributes | 309 Read only attribute used to display the MD5, SHA1 and SHA256 thumbprints
|
/linux/Documentation/networking/ |
H A D | tcp_ao.rst | 22 |Supported hashing |MD5 |Must support HMAC-SHA1 |
|