Home
last modified time | relevance | path

Searched refs:PORT_A (Results 1 – 25 of 35) sorted by relevance

12

/linux/samples/bpf/
H A Dtest_map_in_map_user.c19 #define PORT_A (map_fd[0]) macro
53 ret = bpf_map_update_elem(PORT_A, &port_key, &magic_result, BPF_ANY); in populate_map()
60 ret = bpf_map_update_elem(A_OF_PORT_A, &port_key, &PORT_A, BPF_ANY); in populate_map()
62 check_map_id(PORT_A, A_OF_PORT_A, port_key); in populate_map()
64 ret = bpf_map_update_elem(H_OF_PORT_A, &port_key, &PORT_A, BPF_NOEXIST); in populate_map()
66 check_map_id(PORT_A, H_OF_PORT_A, port_key); in populate_map()
/linux/drivers/gpu/drm/i915/display/
H A Dg4x_dp.c133 if (display->platform.ivybridge && port == PORT_A) { in intel_dp_prepare()
144 } else if (HAS_PCH_CPT(display) && port != PORT_A) { in intel_dp_prepare()
288 if (display->platform.ivybridge && port == PORT_A) in g4x_dp_port_enabled()
290 else if (HAS_PCH_CPT(display) && port != PORT_A) in g4x_dp_port_enabled()
352 pipe_config->has_audio = tmp & DP_AUDIO_OUTPUT_ENABLE && port != PORT_A; in intel_dp_get_config()
354 if (HAS_PCH_CPT(display) && port != PORT_A) { in intel_dp_get_config()
394 if (port == PORT_A) { in intel_dp_get_config()
427 if ((display->platform.ivybridge && port == PORT_A) || in intel_dp_link_down()
428 (HAS_PCH_CPT(display) && port != PORT_A)) { in intel_dp_link_down()
447 if (HAS_PCH_IBX(display) && crtc->pipe == PIPE_B && port != PORT_A) { in intel_dp_link_down()
[all...]
H A Dintel_display_device.c263 .__runtime_defaults.port_mask = BIT(PORT_A) | BIT(PORT_B) | BIT(PORT_C), /* DVO A/B/C */
453 .__runtime_defaults.port_mask = BIT(PORT_A) | BIT(PORT_B) | BIT(PORT_C) | BIT(PORT_D) /* DP A, SDVO/HDMI/DP B, HDMI/DP C/D */
482 .__runtime_defaults.port_mask = BIT(PORT_A) | BIT(PORT_B) | BIT(PORT_C) | BIT(PORT_D), /* DP A, SDVO/HDMI/DP B, HDMI/DP C/D */
507 .__runtime_defaults.port_mask = BIT(PORT_A) | BIT(PORT_B) | BIT(PORT_C) | BIT(PORT_D), /* DP A, SDVO/HDMI/DP B, HDMI/DP C/D */
585 .__runtime_defaults.port_mask = BIT(PORT_A) | BIT(PORT_B) | BIT(PORT_C) | BIT(PORT_D) | BIT(PORT_E),
638 .__runtime_defaults.port_mask = BIT(PORT_A) | BIT(PORT_B) | BIT(PORT_C) | BIT(PORT_D) | BIT(PORT_E),
682 .__runtime_defaults.port_mask = BIT(PORT_A) | BIT(PORT_B) | BIT(PORT_C) | BIT(PORT_D) | BIT(PORT_E),
833 .__runtime_defaults.port_mask = BIT(PORT_A) | BIT(PORT_B) | BIT(PORT_C)
931 .__runtime_defaults.port_mask = BIT(PORT_A) | BIT(PORT_B) | BIT(PORT_C) | BIT(PORT_D) | BIT(PORT_E),
939 .__runtime_defaults.port_mask = BIT(PORT_A) | BI
[all...]
H A Dvlv_dsi.c343 intel_de_rmw(display, MIPI_CTRL(display, PORT_A), GLK_MIPIIO_RESET_RELEASED, 0); in glk_dsi_enable_io()
383 intel_de_rmw(display, MIPI_CTRL(display, PORT_A), 0, GLK_MIPIIO_RESET_RELEASED); in glk_dsi_device_ready()
484 intel_de_rmw(display, VLV_MIPI_PORT_CTRL(PORT_A), 0, LP_OUTPUT_HOLD); in vlv_dsi_device_ready()
543 intel_de_rmw(display, MIPI_CTRL(display, PORT_A), GLK_MIPIIO_RESET_RELEASED, 0); in glk_dsi_disable_mipi_io()
579 BXT_MIPI_PORT_CTRL(port) : VLV_MIPI_PORT_CTRL(PORT_A); in vlv_dsi_clear_device_ready()
597 if ((display->platform.broxton || port == PORT_A) && in vlv_dsi_clear_device_ready()
643 if (intel_dsi->ports == (BIT(PORT_A) | BIT(PORT_C))) { in intel_dsi_port_enable()
997 *pipe = port == PORT_A ? PIPE_A : PIPE_B; in intel_dsi_get_hw_state()
1331 tmp = intel_de_read(display, MIPI_CTRL(display, PORT_A)); in intel_dsi_prepare()
1333 intel_de_write(display, MIPI_CTRL(display, PORT_A), in intel_dsi_prepare()
[all...]
H A Dintel_ddi.c763 if (HAS_TRANSCODER(display, TRANSCODER_EDP) && port == PORT_A) in intel_ddi_connector_get_hw_state()
820 if (HAS_TRANSCODER(display, TRANSCODER_EDP) && port == PORT_A) { in intel_ddi_get_encoder_pipes()
1119 if (encoder->port == PORT_A && dig_port->max_lanes == 4) in skl_ddi_set_iboost()
1925 case PORT_A: in bxt_ddi_get_pll()
2898 is_mst && (port == PORT_A || port == PORT_E)); in hsw_ddi_pre_enable_dp()
2900 drm_WARN_ON(display->drm, is_mst && port == PORT_A); in hsw_ddi_pre_enable_dp()
2940 if ((port != PORT_A || DISPLAY_VER(display) >= 9) && in hsw_ddi_pre_enable_dp()
3369 if (port == PORT_A && DISPLAY_VER(display) < 9) in intel_ddi_enable_dp()
3387 [PORT_A] = TRANSCODER_EDP, in gen9_chicken_trans_reg_by_port()
3396 if (drm_WARN_ON(display->drm, port < PORT_A || por in gen9_chicken_trans_reg_by_port()
[all...]
H A Dintel_display_limits.h95 PORT_A = 0, enumerator
H A Dintel_bios.c1666 panel->vbt.dsi.bl_ports = BIT(PORT_A); in parse_dsi_backlight_ports()
1673 panel->vbt.dsi.bl_ports = BIT(PORT_A) | BIT(port_bc); in parse_dsi_backlight_ports()
1682 panel->vbt.dsi.cabc_ports = BIT(PORT_A); in parse_dsi_backlight_ports()
1690 BIT(PORT_A) | BIT(port_bc); in parse_dsi_backlight_ports()
2327 for (port = PORT_A; port < n_ports; port++) { in __dvo_port_to_port()
2348 [PORT_A] = { DVO_PORT_HDMIA, DVO_PORT_DPA, -1 }, in dvo_port_to_port()
2363 [PORT_A] = { DVO_PORT_HDMIA, DVO_PORT_DPA, -1 }, in dvo_port_to_port()
2370 * Alderlake S ports used in the driver are PORT_A, PORT_D, PORT_E, in dvo_port_to_port()
2374 [PORT_A] = { DVO_PORT_HDMIA, DVO_PORT_DPA, -1 }, in dvo_port_to_port()
2383 [PORT_A] in dvo_port_to_port()
[all...]
H A Dicl_dsi.c98 if (port == PORT_A) in dsi_port_to_transcoder()
227 port = PORT_A; in icl_dsi_frame_update()
397 port == PORT_A ? in get_dsi_io_power_domains()
1396 port == PORT_A ? in gen11_dsi_disable_io_power()
1534 if (intel_dsi->ports == (BIT(PORT_B) | BIT(PORT_A))) in gen11_dsi_get_cmd_mode_config()
1986 intel_dsi->ports = BIT(PORT_A) | BIT(PORT_B); in icl_dsi_init()
H A Dintel_display.h101 case PORT_A: in port_identifier()
212 for ((__port) = PORT_A; (__port) < I915_MAX_PORTS; (__port)++)
H A Dintel_combo_phy.c165 bool ddi_a_present = intel_bios_is_port_present(display, PORT_A); in ehl_vbt_ddi_d_present()
173 * nothing on PORT_A and no DSI. in ehl_vbt_ddi_d_present()
H A Dintel_dvo.c85 .port = PORT_A,
H A Dintel_cx0_phy_regs.h28 * PORT_A -> PORT_TC4 + 1
33 (port >= PORT_TC1 ? port : PORT_TC4 + 1 + port - PORT_A)
H A Dvlv_dsi_regs.h16 #define _MIPI_PORT(port, a, c) (((port) == PORT_A) ? a : c) /* ports A and C only */
H A Dintel_display_irq.c1269 PORT_A : PORT_B; in gen11_dsi_te_interrupt_handler()
1270 dsi_trans = (port == PORT_A) ? TRANSCODER_DSI_0 : TRANSCODER_DSI_1; in gen11_dsi_te_interrupt_handler()
1301 port = (te_trigger & DSI1_TE) ? PORT_B : PORT_A; in gen11_dsi_te_interrupt_handler()
1692 port = PORT_A; in gen11_dsi_configure_te()
H A Dintel_dpio_phy.c186 [DPIO_CH0] = { .port = PORT_A },
209 [DPIO_CH0] = { .port = PORT_A },
H A Dvlv_dsi_pll.c193 if (intel_dsi->ports & (1 << PORT_A)) in vlv_dsi_pll_compute()
H A Dintel_audio.c635 if (drm_WARN_ON(display->drm, port == PORT_A)) in ibx_audio_codec_disable()
671 if (drm_WARN_ON(display->drm, port == PORT_A)) in ibx_audio_codec_enable()
H A Dintel_dp.c498 encoder->port != PORT_A); in intel_dp_has_joiner()
1642 if (DISPLAY_VER(display) == 11 && encoder->port != PORT_A && in intel_dp_source_supports_fec()
2749 if (DISPLAY_VER(display) < 12 && port == PORT_A) in intel_dp_port_has_audio()
6390 if (DISPLAY_VER(display) < 9 && port == PORT_A) in _intel_dp_is_port_edp()
6416 if (port == PORT_A) in intel_dp_has_gamut_metadata_dip()
6436 if (!display->platform.g4x && port != PORT_A) in intel_dp_add_properties()
H A Dintel_dsi_vbt.c98 return PORT_A; in intel_dsi_seq_port_to_port()
/linux/drivers/staging/media/tegra-video/
H A Dcsi.h29 PORT_A = 0, enumerator
H A Dtegra210.c1016 val = ((portno & 1) == PORT_A) ? in tegra210_csi_port_start_streaming()
1109 val = ((portno & 1) == PORT_A) ? in tegra210_csi_port_stop_streaming()
/linux/drivers/gpu/drm/i915/gvt/
H A Dmmio.c275 vgpu_vreg_t(vgpu, BXT_PHY_CTL(PORT_A)) &= in intel_vgpu_reset_mmio()
277 vgpu_vreg_t(vgpu, BXT_PHY_CTL(PORT_A)) |= in intel_vgpu_reset_mmio()
H A Dhandlers.c560 case PORT_A: in bxt_vgpu_get_dp_bitrate()
958 calc_index(offset, DP_TP_CTL(PORT_A), DP_TP_CTL(PORT_B), DP_TP_CTL(PORT_E))
1179 (((port) >= PORT_A) && ((port) < I915_MAX_PORTS))
2370 MMIO_DH(DDI_BUF_CTL(PORT_A), D_ALL, NULL, ddi_buf_ctl_mmio_write); in init_generic_mmio_info()
2376 MMIO_DH(DP_TP_CTL(PORT_A), D_ALL, NULL, dp_tp_ctl_mmio_write); in init_generic_mmio_info()
2382 MMIO_DH(DP_TP_STATUS(PORT_A), D_ALL, NULL, dp_tp_status_mmio_write); in init_generic_mmio_info()
2785 MMIO_DH(BXT_PORT_PLL_ENABLE(PORT_A), D_BXT, in init_bxt_mmio_info()
/linux/drivers/staging/media/ipu7/
H A Dipu7-isys-csi-phy.c26 #define PORT_A 0U macro
574 val = (id == PORT_A) ? 3 : 0; in ipu7_isys_dphy_config()
901 if (aggregation && id != PORT_A) in ipu7_isys_phy_config()
962 if (!is_ipu7(isys->adev->isp->hw_ver) && lanes > 2 && id == PORT_A) { in ipu7_isys_csi_phy_powerup()
1032 csi2->nlanes > 2U && csi2->port == PORT_A) in ipu7_isys_csi_phy_powerdown()
/linux/drivers/gpu/drm/i915/
H A Dintel_gvt_mmio_table.c497 MMIO_D(PORT_CLK_SEL(PORT_A)); in iterate_generic_mmio()
528 MMIO_D(DDI_BUF_CTL(PORT_A)); in iterate_generic_mmio()
533 MMIO_D(DP_TP_CTL(PORT_A)); in iterate_generic_mmio()
538 MMIO_D(DP_TP_STATUS(PORT_A)); in iterate_generic_mmio()
1140 MMIO_D(BXT_PHY_CTL(PORT_A)); in iterate_bxt_mmio()
1143 MMIO_D(BXT_PORT_PLL_ENABLE(PORT_A)); in iterate_bxt_mmio()

12