Searched refs:CLK_UART7 (Results 1 – 13 of 13) sorted by relevance
| /linux/include/dt-bindings/clock/ |
| H A D | stm32fx-clock.h | 50 #define CLK_UART7 24 macro
|
| H A D | rockchip,rk3562-cru.h | 213 #define CLK_UART7 201 macro
|
| H A D | spacemit,k1-syscon.h | 91 #define CLK_UART7 6 macro
|
| H A D | rockchip,rk3528-cru.h | 411 #define CLK_UART7 399 macro
|
| H A D | rockchip,rk3588-cru.h | 209 #define CLK_UART7 194 macro
|
| /linux/drivers/clk/ |
| H A D | clk-stm32f4.c | 1480 CLK_UART7, "uart7",
1631 CLK_UART7, "uart7",
|
| /linux/arch/arm/boot/dts/st/ |
| H A D | stm32f746.dtsi | 437 clocks = <&rcc 1 CLK_UART7>;
|
| /linux/drivers/clk/rockchip/ |
| H A D | clk-rk3562.c | 191 MUX(CLK_UART7, "clk_uart7", clk_uart7_p, CLK_SET_RATE_PARENT,
|
| H A D | clk-rk3528.c | 236 MUX(CLK_UART7, "clk_uart7", sclk_uart7_src_p, CLK_SET_RATE_PARENT,
|
| H A D | clk-rk3588.c | 633 MUX(CLK_UART7, "clk_uart7", clk_uart7_p, CLK_SET_RATE_PARENT,
|
| /linux/arch/riscv/boot/dts/spacemit/ |
| H A D | k1.dtsi | 745 clocks = <&syscon_apbc CLK_UART7>,
|
| /linux/drivers/clk/spacemit/ |
| H A D | ccu-k1.c | 774 [CLK_UART7] = &uart7_clk.common.hw,
|
| /linux/drivers/clk/renesas/ |
| H A D | r9a06g032-clocks.c | 674 D_UGATE(CLK_UART7, "clk_uart7", UART_GROUP_34567, 1,
|